A small 32-bit implementation of the RISC-V architecture
☆34Aug 21, 2026Updated 2 months ago
Alternatives and similar repositories for nanorv32
Users that are interested in nanorv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- personal practice☆11Sep 18, 2026Updated last month
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆103Mar 4, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆166Feb 28, 2018Updated 8 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆427Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- ☆13Sep 8, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆51May 10, 2024Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆31May 5, 2018Updated 8 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆36Jul 10, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single-header unit testing framework, subset of googletest☆13Oct 18, 2016Updated 10 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 9 years ago
- RISC-V fast interrupt controller☆35Updated this week
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ☆111Oct 19, 2018Updated 8 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- A simple armv4 emulator with embedded freertos and linux operating system support, Demo:☆15Sep 12, 2021Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆52Jul 30, 2021Updated 5 years ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 9 years ago
- Altera JTAG UART wrapper for Bluespec☆27Mar 27, 2014Updated 12 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 10 years ago