rbarzic / nanorv32
A small 32-bit implementation of the RISC-V architecture
☆32Updated 4 years ago
Alternatives and similar repositories for nanorv32:
Users that are interested in nanorv32 are comparing it to the libraries listed below
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Multi-Technology RAM with AHB3Lite interface☆21Updated 8 months ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- turbo 8051☆28Updated 7 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- SoftCPU/SoC engine-V☆54Updated last year
- TCP/IP controlled VPI JTAG Interface.☆63Updated this week
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- JTAG Test Access Port (TAP)☆31Updated 10 years ago
- Generic AXI master stub☆19Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆28Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 8 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆43Updated 2 months ago
- ☆41Updated 4 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆61Updated 4 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago