An AI accelerator implementation with Xilinx FPGA
☆136Oct 28, 2026Updated this week
Alternatives and similar repositories for KohakuTPU
Users that are interested in KohakuTPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 27, 2026Updated last month
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- IC implementation of TPU☆162Dec 18, 2019Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- ☆28Jun 21, 2024Updated 2 years ago
- IC implementation of Systolic Array for TPU☆379Oct 21, 2024Updated 2 years ago
- ☆13Jan 24, 2026Updated 9 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆180Jun 9, 2023Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- 这是一个用chisel实现的FP8混合乘加单元☆19Jun 18, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆26Sep 16, 2026Updated last month
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆153Jan 20, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Oct 15, 2026Updated 2 weeks ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DFT (Design For Test) practice projects☆17Aug 21, 2025Updated last year
- End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference☆67Jul 29, 2026Updated 3 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆38Nov 22, 2024Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆165Feb 11, 2025Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 11 months ago
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,407Apr 3, 2026Updated 6 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆241Dec 22, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆583Jul 17, 2025Updated last year
- ☆14Jun 4, 2024Updated 2 years ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆32Jun 1, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago