kuopinghsu / biriscv
biRISC-V - 32-bit dual issue RISC-V CPU Software Environment
☆11Updated 3 years ago
Alternatives and similar repositories for biriscv:
Users that are interested in biriscv are comparing it to the libraries listed below
- Platform Level Interrupt Controller☆38Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- ☆31Updated 3 weeks ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 9 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- ☆46Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆38Updated 10 years ago
- Open source high performance IEEE-754 floating unit☆68Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆49Updated 2 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆90Updated last week
- Pure digital components of a UCIe controller☆59Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- ☆22Updated 7 years ago
- ☆54Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Simple runtime for Pulp platforms☆45Updated 3 weeks ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 6 months ago
- The multi-core cluster of a PULP system.☆89Updated this week
- ☆81Updated 3 weeks ago