Vim plugin for Bluespec SystemVerilog (BSV)
☆12Nov 8, 2020Updated 5 years ago
Alternatives and similar repositories for vim-bsv
Users that are interested in vim-bsv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆20Oct 16, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Multi-Platform Architecture for Sequence Aligner (MASA) is a flexible software framework that simplifies the creation of DNA sequence ali…☆12Oct 22, 2021Updated 5 years ago
- Miscellaneous components for bluespec☆12Nov 18, 2024Updated last year
- ☆18Updated this week
- ☆16Feb 7, 2026Updated 8 months ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- ☆17Jun 5, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- OpenMP-based parallel program for counting the number of triangles in a sparse graph☆17Jun 7, 2026Updated 4 months ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 13 years ago
- The MASA-CUDAlign extension is used with the MASA architecture to align DNA sequences of unrestricted size with the Smith-Waterman/Needl…☆29Oct 22, 2021Updated 5 years ago
- [DATE'23] The official code for paper <CLAP: Locality Aware and Parallel Triangle Counting with Content Addressable Memory>☆25Oct 12, 2026Updated 3 weeks ago
- Course material for "Automation of Logical Reasoning"☆10May 26, 2025Updated last year
- MPI+OpenMP implementation of Louvain method for Graph Community Detection, with a number of parallel heuristics/approximate computing tec…☆28Jul 29, 2026Updated 3 months ago
- A new take on facet-reflect☆14Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SDIO Device Verilog Core☆25Jul 25, 2018Updated 8 years ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- Trust: Triangle Counting Reloaded on GPUs☆22Oct 14, 2023Updated 3 years ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated 3 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆28Feb 14, 2026Updated 8 months ago
- ☆10Oct 11, 2022Updated 4 years ago
- Sail x86 model automatically translated from the ACL2 model☆15Nov 29, 2024Updated last year
- A digital circuit verification library for Lean4☆12Jul 29, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Jan 23, 2026Updated 9 months ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- An introductory guide to Bluespec (BSV)☆69May 4, 2019Updated 7 years ago
- A CSV file parser, written in SystemVerilog☆26Jul 13, 2016Updated 10 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- embedPythonInVerilogExample☆10Mar 23, 2017Updated 9 years ago