61c-teach / fa19-lab-starterView external linksLinks
Student starter code for Fall 2019 labs
☆13Nov 28, 2019Updated 6 years ago
Alternatives and similar repositories for fa19-lab-starter
Users that are interested in fa19-lab-starter are comparing it to the libraries listed below
Sorting:
- https://ve0x10.in/idf-notes-sra/☆13May 27, 2020Updated 5 years ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Jun 22, 2024Updated last year
- ☆27Feb 15, 2025Updated 11 months ago
- Keras implementation of the multi-channel cascaded architecture introduced in the paper "Brain Tumor Segmentation with Deep Neural Networ…☆23Jan 22, 2018Updated 8 years ago
- HW design files for Spresense boards☆39Jun 13, 2024Updated last year
- Shakti: development platform for PlatformIO☆35May 31, 2022Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- VSCodium for LoongArch with system-wide Electron.☆12Dec 14, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- ☆19Updated this week
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- ☆11Oct 21, 2021Updated 4 years ago
- Browser Javascript client for Centrifugo (TypeScript edition)☆12Apr 26, 2019Updated 6 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- ☆11May 30, 2024Updated last year
- OS2022-Proj95☆12Jun 5, 2022Updated 3 years ago
- WolkGateway bridges communication between WolkAbout IoT platform and multiple devices connected to it☆12Nov 27, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- Google Summer of Code 2018 Project: Automatic Speech Recognition for Speech-to-Text on Chinese☆10Jan 11, 2019Updated 7 years ago
- a python-like interpreter which implemented in C++☆12Apr 14, 2023Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Dual-core 16-bit RISC processor☆11Jul 21, 2024Updated last year
- ☆46Sep 30, 2025Updated 4 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- help for color design☆40Jan 20, 2019Updated 7 years ago
- eventbus library for kotlin multiplatform☆12May 11, 2023Updated 2 years ago
- 一个静态链接glibc的示例程序☆10Oct 8, 2022Updated 3 years ago
- ☆14Feb 2, 2026Updated last week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- ☆12Dec 7, 2019Updated 6 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- ☆15Feb 5, 2026Updated last week
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- ☆13Sep 16, 2025Updated 4 months ago