sangwoojun / bluespecpcieLinks
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆79Updated 3 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below
Sorting:
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- ☆59Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆126Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated last week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆105Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- ☆24Updated 4 years ago
- PCI Express controller model☆57Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆67Updated 9 months ago
- NVMe Controller featuring Hardware Acceleration☆89Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆149Updated last month
- ☆87Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆82Updated this week
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago