sangwoojun / bluespecpcieLinks
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆82Updated 3 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below
Sorting:
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- PCI Express controller model☆71Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆115Updated last week
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- Ethernet switch implementation written in Verilog☆55Updated 2 years ago
- NVMe Controller featuring Hardware Acceleration☆99Updated 4 years ago
- ☆70Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 11 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆125Updated last week
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- ☆26Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- QEMU libsystemctlm-soc co-simulation demos.☆159Updated 7 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆57Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago