sangwoojun / bluespecpcieLinks
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆82Updated 3 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆173Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- PCI Express controller model☆66Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆117Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- ☆80Updated last year
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆168Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆103Updated 6 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago