sangwoojun / bluespecpcieLinks
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆81Updated 3 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below
Sorting:
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- PCI Express controller model☆63Updated 2 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆153Updated 3 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated this week
- pcie-bench code for NetFPGA/VCU709 cards☆38Updated 7 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- ☆25Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆111Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated 11 months ago
- ☆64Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago