sangwoojun / bluespecpcieLinks
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆79Updated 3 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below
Sorting:
- Distributed Accelerator OS☆62Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- ☆23Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 9 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 4 months ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- PCI Express controller model☆57Updated 2 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- The Task Parallel System Composer (TaPaSCo)☆108Updated 2 weeks ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 4 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆111Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- ☆58Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago