sangwoojun / bluespecpcie
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆73Updated 2 years ago
Alternatives and similar repositories for bluespecpcie:
Users that are interested in bluespecpcie are comparing it to the libraries listed below
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆68Updated 5 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated last month
- Distributed Accelerator OS☆61Updated 2 years ago
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆124Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆119Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆164Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 3 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆58Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- ☆53Updated 4 years ago
- The Task Parallel System Composer (TaPaSCo)☆107Updated last month
- ☆22Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- This repo contains the Limago code☆80Updated 2 years ago
- PCI Express controller model☆48Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆64Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 3 years ago
- ☆85Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆119Updated 8 months ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago