sangwoojun / bluespecpcie
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆72Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for bluespecpcie
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆161Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- ☆48Updated 3 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆38Updated 5 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆122Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆40Updated 3 years ago
- ☆22Updated 3 years ago
- PCI Express controller model☆46Updated 2 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- QEMU libsystemctlm-soc co-simulation demos.☆131Updated 5 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- NVMe Controller featuring Hardware Acceleration☆76Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆48Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago