sangwoojun / bluespecpcieLinks
PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆83Updated 3 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Distributed Accelerator OS☆64Updated 3 years ago
- PCI Express controller model☆68Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆175Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆154Updated 5 months ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- ☆88Updated 2 years ago
- ☆67Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- ☆26Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago