PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
☆83Mar 22, 2022Updated 4 years ago
Alternatives and similar repositories for bluespecpcie
Users that are interested in bluespecpcie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 2 months ago
- [PACT'24] GraNNDis. A fast and unified distributed graph neural network (GNN) training framework for both full-batch (full-graph) and min…☆10Aug 13, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated last year
- [DATE 2023] Pipe-BD: Pipelined Parallel Blockwise Distillation☆12Jul 13, 2023Updated 3 years ago
- ☆13Sep 9, 2026Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- ☆27Dec 27, 2022Updated 3 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- Main page☆132Jul 13, 2026Updated 2 months ago
- Official repository of paper [FALQON: Accelerating LoRA Fine-tuning with Low-Bit Floating-Point Arithmetic, NeurIPS 2025]☆22Dec 2, 2025Updated 9 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- [ASPLOS'26] HILOS: A Cost-Effective Near-Storage Processing Solution for Offline Inference of Long-Context LLMs☆22Jan 18, 2026Updated 8 months ago
- [HPCA'24] Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System☆52Jul 21, 2025Updated last year
- ☆48Sep 27, 2017Updated 8 years ago
- It's All In the Teacher: Zero-Shot Quantization Brought Closer to the Teacher [CVPR 2022 Oral]☆29Sep 15, 2022Updated 4 years ago
- A High-Throughput Multi-GPU System for Graph-Based Approximate Nearest Neighbor Search☆22Jul 22, 2025Updated last year
- C++17 implementation of einops for libtorch - clear and reliable tensor manipulations with einstein-like notation☆12Oct 16, 2023Updated 2 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- ☆21Jun 6, 2024Updated 2 years ago
- Plug & Play.☆58Jun 26, 2026Updated 2 months ago
- Zone Translation Layer User-space Library☆22Sep 15, 2023Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆22Dec 3, 2020Updated 5 years ago
- Linear algebra subroutines for large SSD-resident dense and sparse matrices☆29Dec 14, 2020Updated 5 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆37Feb 26, 2026Updated 6 months ago
- ☆27Nov 29, 2024Updated last year
- ☆45Sep 18, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆952Aug 18, 2026Updated last month
- Xilinx DMA IP Drivers☆857Aug 24, 2026Updated 3 weeks ago
- Example designs for FPGA Drive FMC☆301Aug 15, 2026Updated last month
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆166Jun 17, 2026Updated 3 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago