bluespec/Accel_AES external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

bluespec/Accel_AES

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/bluespec/Accel_AES)

Close

bluespec / Accel_AESView on GitHubMore

• External links
• Readme badge

☆15Jun 1, 2019Updated 6 years ago

Alternatives and similar repositories for Accel_AES

Users that are interested in Accel_AES are comparing it to the libraries listed below

• BSVLang / Main

  View on GitHub
  Main page
  ☆129Feb 12, 2020Updated 6 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆24Jun 10, 2018Updated 7 years ago
• freecores / 1000base-x

  View on GitHub
  1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)
  ☆24Jul 17, 2014Updated 11 years ago
• fjullien / jtag_vpi

  View on GitHub
  TCP/IP controlled VPI JTAG Interface.
  ☆69Jan 16, 2025Updated last year
• pulp-platform / jtag_dpi

  View on GitHub
  JTAG DPI module for SystemVerilog RTL simulations
  ☆32Oct 30, 2015Updated 10 years ago
• westerndigitalcorporation / swerv_eh1_fpga

  View on GitHub
  FPGA reference design for the the Swerv EH1 Core
  ☆72Dec 10, 2019Updated 6 years ago
• Essenceia / ethernet-physical-layer

  View on GitHub
  RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.
  ☆34Jan 2, 2024Updated 2 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• csl-uth / KinectFusion-fpga

  View on GitHub
  ☆11Jan 21, 2021Updated 5 years ago
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• OpenBanboo / High-Performance-ALU

  View on GitHub
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Oct 1, 2019Updated 6 years ago
• riscv-software-src / riscv-ctg

  View on GitHub
  ☆41Nov 4, 2024Updated last year
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• Starrynightzyq / Fractional-N-DIV

  View on GitHub
  A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
  ☆16Apr 25, 2021Updated 4 years ago
• ultraembedded / core_ft60x_axi

  View on GitHub
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Jun 6, 2020Updated 5 years ago
• awfeequdng / pyju

  View on GitHub
  a python-like interpreter which implemented in C++
  ☆12Apr 14, 2023Updated 2 years ago
• fpgasystems / erbium

  View on GitHub
  Business Rule Engine Hardware Accelerator
  ☆14Jun 18, 2020Updated 5 years ago
• johnl / rsyslog-solr

  View on GitHub
  Full text indexing of syslog messages with solr
  ☆22Sep 5, 2011Updated 14 years ago
• FlorentCLMichel / karatsuba_multiplication_verilog

  View on GitHub
  A simple implementation of the Karatsuba multiplication algorithm
  ☆11Apr 2, 2025Updated 11 months ago
• hbisheng / Lz77Compress

  View on GitHub
  An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.
  ☆10Sep 4, 2015Updated 10 years ago
• cfallin / pingd

  View on GitHub
  A simple daemon that pings a host, records the ping history, and serves it via HTTP.
  ☆10Mar 22, 2016Updated 9 years ago
• gregwebs / haskell-heroku

  View on GitHub
  Haskell helpers for deploying to Heroku
  ☆18Jun 30, 2015Updated 10 years ago
• creichert / dockerfile

  View on GitHub
  A Haskell DSL for Generating Dockerfiles
  ☆10Apr 25, 2025Updated 10 months ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆12Sep 8, 2017Updated 8 years ago
• uwsampl / lastlayer

  View on GitHub
  Towards Hardware and Software Continuous Integration
  ☆13Jun 8, 2020Updated 5 years ago
• nimbusproject / cloudinit.d

  View on GitHub
  An API for launching/configuring/and maintaining services in the clouds
  ☆17Apr 15, 2015Updated 10 years ago
• gyd111 / NAND-Flash-controller

  View on GitHub
  MT29F128G based NAND flash controller
  ☆10Jun 17, 2021Updated 4 years ago
• khanning / scratch-littlebits-extension

  View on GitHub
  littleBits javascript extension for Scratch 2.0
  ☆19Aug 14, 2015Updated 10 years ago
• DABANGG-Attack / Source-Code

  View on GitHub
  Source code for DABANGG attack.
  ☆10Mar 26, 2022Updated 3 years ago
• Xilinx / qep-drivers

  View on GitHub
  ☆11Jan 8, 2021Updated 5 years ago
• Csuk0914 / dnn-rtl

  View on GitHub
  Verilog RTL Implementation of DNN
  ☆10Jun 26, 2018Updated 7 years ago
• arch-simulator-sig / simulator-paper

  View on GitHub
  ☆12Sep 18, 2024Updated last year
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• brytsknguyen / A-LOAM

  View on GitHub
  ☆10Feb 17, 2023Updated 3 years ago
• AlexanderAA / haskell-contract-valuation

  View on GitHub
  Another (simplified) reimplementation of financial contract combinator library. Refer to "How to write a financial contract" by S.L. Peyt…
  ☆11Jul 1, 2019Updated 6 years ago
• boycehbz / GroupRec

  View on GitHub
  The official code for ICCV 2023 paper "Reconstructing Groups of People with Hypergraph Relational Reasoning"
  ☆12Jul 4, 2025Updated 7 months ago
• riscv-stc / riscv-dnn

  View on GitHub
  A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions
  ☆11Mar 13, 2025Updated 11 months ago
• merlinepedra25 / Xilinx-Unprotect

  View on GitHub
  ☆56Jul 22, 2022Updated 3 years ago
• alexforencich / verilog-cam

  View on GitHub
  Verilog Content Addressable Memory Module
  ☆115Mar 2, 2022Updated 4 years ago