☆15Jun 1, 2019Updated 6 years ago
Alternatives and similar repositories for Accel_AES
Users that are interested in Accel_AES are comparing it to the libraries listed below
Sorting:
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆24Jul 17, 2014Updated 11 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆34Jan 2, 2024Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Jan 16, 2025Updated last year
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 9 years ago
- ☆56Jul 22, 2022Updated 3 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- A toy compiler that translates SysY (a subset of C language) into ARMv7a assembly.☆12Sep 27, 2021Updated 4 years ago
- ☆41Nov 4, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- ☆12Sep 18, 2024Updated last year
- Dense visual SLAM for RGB-D cameras☆12Jun 27, 2016Updated 9 years ago
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- A testcase generation tool for Persistent Memory Programs.☆15Jul 19, 2021Updated 4 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- ☆10Feb 17, 2023Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Source code for DABANGG attack.☆10Mar 26, 2022Updated 3 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆17Nov 15, 2022Updated 3 years ago
- Stereo version of OrcVIO in C++☆24Dec 13, 2021Updated 4 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆20Mar 12, 2026Updated last week
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago