Juanx65 / RISC-VLinks
Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆23Updated last year
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆47Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- ☆13Updated this week
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- ☆64Updated 3 years ago
- ☆16Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆30Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- ☆166Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆54Updated last year
- ☆37Updated 6 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Simple single-port AXI memory interface☆46Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago