Juanx65 / RISC-V
Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆12Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- AXI Interconnect☆46Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- ☆36Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆16Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- ☆26Updated 5 years ago
- Verification IP for APB protocol☆56Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- ☆16Updated 7 months ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆24Updated 4 years ago