Juanx65 / RISC-V
Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆19Updated 6 months ago
Alternatives and similar repositories for RISC-V:
Users that are interested in RISC-V are comparing it to the libraries listed below
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Static Timing Analysis Full Course☆52Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- Some useful documents of Synopsys☆67Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- ☆31Updated 5 years ago
- ☆41Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- Simple single-port AXI memory interface☆39Updated 9 months ago
- ☆17Updated last year
- ☆16Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- SoC Based on ARM Cortex-M3☆29Updated 2 weeks ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆49Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 10 months ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated 2 weeks ago