Juanx65 / RISC-V
Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆19Updated 7 months ago
Alternatives and similar repositories for RISC-V:
Users that are interested in RISC-V are comparing it to the libraries listed below
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆53Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆44Updated 9 months ago
- ☆16Updated last year
- ☆31Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆40Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆59Updated 4 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- ☆43Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- System Verilog using Functional Verification☆10Updated last year
- ☆17Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆83Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 11 months ago