Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆26Sep 8, 2024Updated last year
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Updated this week
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- ☆15Jul 14, 2024Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- ☆19Oct 29, 2025Updated 4 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆25Feb 11, 2024Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆59May 8, 2021Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Advanced Integrated Circuits 2025☆13Nov 1, 2025Updated 4 months ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- Some useful documents of Synopsys☆96Nov 5, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- ☆11Mar 12, 2024Updated last year
- This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined conf…☆17Apr 26, 2023Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆476Jul 18, 2025Updated 7 months ago
- ARM Guide☆51Jan 4, 2024Updated 2 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- AI to Play Elden Ring☆11Oct 26, 2024Updated last year
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- C++ shortest path with curvature and torsion taken into account☆12Mar 13, 2015Updated 10 years ago
- An open source algebraic modelling language implemented as a C++ class library☆11Aug 18, 2020Updated 5 years ago
- ☆16Mar 27, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- MikuMikuDance Motion Data (.vmd) importer for blender.☆17Jun 21, 2013Updated 12 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago