Juanx65 / RISC-VLinks
Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆23Updated 11 months ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆20Updated last year
- ☆47Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- ☆59Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆68Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆70Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆45Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆51Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆19Updated last year
- DMA Hardware Description with Verilog☆15Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- AXI Interconnect☆51Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆128Updated 7 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 8 months ago
- This is a detailed SystemVerilog course☆114Updated 5 months ago
- Static Timing Analysis Full Course☆57Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆187Updated 2 years ago
- This is the repository for the IEEE version of the book☆68Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year