Juanx65 / RISC-VLinks
Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.
☆26Updated last year
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below
Sorting:
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- General Purpose AXI Direct Memory Access☆62Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆97Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆73Updated last year
- ☆16Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- Simple single-port AXI memory interface☆49Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆57Updated last year
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- ☆67Updated 3 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- PCIE 5.0 Graduation project (Verification Team)☆97Updated last year
- AXI4 and AXI4-Lite interface definitions☆99Updated 5 years ago
- This is the repository for the IEEE version of the book☆77Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆38Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆59Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- ☆174Updated 3 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆65Updated 2 years ago
- ☆53Updated 4 years ago
- This is a tutorial on standard digital design flow☆82Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago