Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA
☆31Apr 23, 2023Updated 3 years ago
Alternatives and similar repositories for RISC-V-Single-Cycle-Processor
Users that are interested in RISC-V-Single-Cycle-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆43Dec 5, 2019Updated 6 years ago
- A Single Cycle Risc-V 32 bit CPU☆76Jan 14, 2026Updated 7 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆39Oct 29, 2023Updated 2 years ago
- An interface from a PC through an Arduino to an AY-3-8910 / YM 2149☆11Apr 10, 2023Updated 3 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- ☆13Sep 17, 2023Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆48Jun 2, 2023Updated 3 years ago
- 32-bit RISC-V MCU CH32L103 with low power☆23Jun 5, 2026Updated 2 months ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 7 months ago
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 9 months ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 9 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny Tapeout GDS Action (using LibreLane)☆25Jul 30, 2026Updated 2 weeks ago
- spoti2wall | Set the Spotify album cover you are currently playing as your wallpaper.☆11May 22, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated last week
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- Initial Commit☆10Apr 24, 2025Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆210Jan 29, 2024Updated 2 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Processor CI project Website☆10Jul 9, 2026Updated last month
- Plasmo with-svelte basic example template☆12May 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆41Updated this week
- ☆12Aug 31, 2023Updated 2 years ago
- The WE816 is a 16-bit 65816 based system with 512K of System RAM, 96K of System ROM, 32K of video RAM, a TMS9918 graphics processor and a…☆32Sep 5, 2022Updated 3 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 4 months ago
- apk.py makes reverse engineering Android apps easier, automating some repetitive tasks like pulling, decoding, rebuilding and patching an…☆13May 14, 2023Updated 3 years ago
- Basic RISC-V Test SoC☆206Apr 7, 2019Updated 7 years ago
- Jogo de Damas em Python utilizando o framework Pygame.☆10Nov 11, 2018Updated 7 years ago
- CLI tool that applies an ASCII filter to video or image.☆13Jun 20, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 4 months ago
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated 5 months ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆157Updated this week
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Source code for student lectures on dependent type theory.☆12Jun 9, 2025Updated last year