RTL Design and Verification
☆18Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for AMBA-APB-PROTOCOL
Users that are interested in AMBA-APB-PROTOCOL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆55Jun 19, 2021Updated 4 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- System on Chip verified with UVM/OSVVM/FV☆33Feb 28, 2026Updated 3 weeks ago
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 7 months ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆23Sep 4, 2025Updated 6 months ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 6 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆36Mar 25, 2020Updated 6 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆60Jul 5, 2024Updated last year
- A collection of recent open-source math datasets for training and evaluating Math LLMs☆24Dec 8, 2025Updated 3 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Jul 9, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- Textbook on system-on-chip design using Arm Cortex-M microcontrollers covering AMBA, peripherals, and embedded software (educational)☆62Jun 16, 2025Updated 9 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 7 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Router 1x3 design and uvm verification testbach and coverage report☆12Nov 8, 2024Updated last year
- Verilog UART☆193Jun 4, 2013Updated 12 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- VIP for AXI Protocol☆165May 24, 2022Updated 3 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago