RTL Design and Verification
☆21Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for AMBA-APB-PROTOCOL
Users that are interested in AMBA-APB-PROTOCOL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Jun 19, 2021Updated 5 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- APB verification using UVM☆15Aug 21, 2023Updated 2 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆13Nov 19, 2023Updated 2 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification IP for APB protocol☆34Sep 9, 2020Updated 5 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆115Jul 2, 2023Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- System on Chip verified with UVM/OSVVM/FV☆36Jun 19, 2026Updated last month
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 3 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- APB master and slave developed in RTL.☆26Oct 25, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆60Jul 9, 2021Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆82Oct 7, 2022Updated 3 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆17Aug 1, 2025Updated 11 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Oct 16, 2023Updated 2 years ago
- Built a test environment using UVM Methodology to verify APB Protocol.☆16Feb 6, 2019Updated 7 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Verilog UART☆202Jun 4, 2013Updated 13 years ago
- VIP for AXI Protocol☆180May 24, 2022Updated 4 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆39Jul 23, 2023Updated 3 years ago
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆19Oct 26, 2025Updated 8 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Innervator: Hardware Acceleration for Neural Networks☆21Aug 3, 2024Updated last year
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago