RTL Design and Verification
☆18Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for AMBA-APB-PROTOCOL
Users that are interested in AMBA-APB-PROTOCOL are comparing it to the libraries listed below
Sorting:
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- ☆18Apr 5, 2015Updated 10 years ago
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 6 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- An automated HDC platform☆11Updated this week
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 6 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- ☆30Jul 9, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Innervator: Hardware Acceleration for Neural Networks☆18Aug 3, 2024Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- ☆11Mar 12, 2024Updated last year
- ☆10Oct 16, 2023Updated 2 years ago
- Tools for interfacing with the MetaShunt power profiling tool☆13Feb 3, 2026Updated last month
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Vector Symbolic Architecture library☆11Updated this week
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- experimental 9 Front kernel for the Allwinner A64☆14Jun 11, 2024Updated last year
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago