A Single Cycle Risc-V 32 bit CPU
☆68Jan 14, 2026Updated last month
Alternatives and similar repositories for risc-v-single-cycle
Users that are interested in risc-v-single-cycle are comparing it to the libraries listed below
Sorting:
- ☆13Feb 1, 2025Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆19Nov 5, 2025Updated 4 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- ☆21Updated this week
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆29Nov 18, 2025Updated 3 months ago
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 6 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 2 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆35Oct 29, 2023Updated 2 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- This is a detailed SystemVerilog course☆142Mar 4, 2025Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆23Aug 28, 2024Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- A tiny RISC-V instruction decoder and instruction set simulator☆35Oct 24, 2025Updated 4 months ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,416Nov 18, 2025Updated 3 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- ☆10Jul 22, 2022Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆42Jun 2, 2023Updated 2 years ago
- Basic RISC-V Test SoC☆176Apr 7, 2019Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆45Sep 19, 2025Updated 5 months ago
- ☆10Updated this week
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 3 months ago
- ☆10Oct 16, 2023Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- ☆11Mar 12, 2024Updated last year
- 計算機結構 -- Nand2tetris Part I (金門大學 / 資訊工程系 106 上學期 )☆12Dec 21, 2017Updated 8 years ago