martinKindall / risc-v-single-cycleView external linksLinks
A Single Cycle Risc-V 32 bit CPU
☆66Jan 14, 2026Updated last month
Alternatives and similar repositories for risc-v-single-cycle
Users that are interested in risc-v-single-cycle are comparing it to the libraries listed below
Sorting:
- ☆13Feb 1, 2025Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆19Nov 5, 2025Updated 3 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆34Mar 25, 2020Updated 5 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆12Mar 7, 2021Updated 4 years ago
- ☆19Nov 20, 2025Updated 2 months ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆29Nov 18, 2025Updated 2 months ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated last month
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆33Oct 29, 2023Updated 2 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆12Nov 8, 2024Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆64May 11, 2023Updated 2 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆39Dec 5, 2019Updated 6 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆21Oct 25, 2025Updated 3 months ago
- ☆18Feb 26, 2024Updated last year
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- This is a detailed SystemVerilog course☆137Mar 4, 2025Updated 11 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆22Aug 28, 2024Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Jul 11, 2025Updated 7 months ago
- ☆31Updated this week
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆32Updated this week
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆40Jun 2, 2023Updated 2 years ago
- A verilog implementation for Network-on-Chip☆80Feb 3, 2018Updated 8 years ago
- This is an API mapping library to interact with objects of kibana API☆12Jan 15, 2023Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Basic RISC-V Test SoC☆173Apr 7, 2019Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆45Sep 19, 2025Updated 4 months ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 4, 2026Updated last week
- 电子科技大学实验报告latex模板☆10Dec 12, 2019Updated 6 years ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- ☆11Mar 12, 2024Updated last year
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆45Jan 6, 2023Updated 3 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago