A Single Cycle Risc-V 32 bit CPU
☆78Jan 14, 2026Updated 8 months ago
Alternatives and similar repositories for risc-v-single-cycle
Users that are interested in risc-v-single-cycle are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 11 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 2 years ago
- ☆13Feb 1, 2025Updated last year
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago
- Single-Cycle RISC-V Processor in systemverylog☆28Apr 23, 2019Updated 7 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 9 months ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆27Updated this week
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆33Nov 18, 2025Updated 10 months ago
- This is a detailed SystemVerilog course☆171Mar 4, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆33Aug 28, 2024Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- A simple 16bit system-on-chip (SoC) consisting of a CPU and GPU☆35Jun 3, 2025Updated last year
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆161Aug 21, 2026Updated last month
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆15Feb 17, 2023Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- ☆19Feb 26, 2024Updated 2 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago
- Implementation of RISC-V RV32I☆36Aug 30, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- Basic RISC-V Test SoC☆213Apr 7, 2019Updated 7 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆247May 25, 2026Updated 4 months ago
- Innervator: Hardware Acceleration for Neural Networks☆23Aug 3, 2024Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆138Dec 17, 2023Updated 2 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆31Updated this week
- Verilog Fundamentals Explained for Beginners and Professionals☆21Jan 15, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Emulator in pure Python (RV32IMAC, machine mode, Newlib support, memory-mapped IO, Python API, GDB stub)☆29Dec 3, 2025Updated 10 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆73Jan 30, 2026Updated 8 months ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,728Nov 18, 2025Updated 10 months ago
- ☆21Mar 19, 2024Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆48Jun 2, 2023Updated 3 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆123Sep 30, 2026Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year