☆11Mar 12, 2024Updated 2 years ago
Alternatives and similar repositories for 100-Days-Of-RTL
Users that are interested in 100-Days-Of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆36Mar 25, 2020Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- Basic Circuits in Logisim☆11Jan 28, 2019Updated 7 years ago
- docs.pineberrypi.com☆10Mar 5, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- ☆13Jul 14, 2020Updated 5 years ago
- Pong in logisim and assembly code!☆12Oct 9, 2019Updated 6 years ago
- DSP Program written in Matlab to detect falling objects with a companion Web UI☆13Jun 14, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- This project performs a simulation of N and P-type MOSFET transistors. Next, the creation of logic gates is performed using the simulate…☆12Oct 17, 2022Updated 3 years ago
- My studies on context-free grammar, using ANTLR4 (C++) to generate the parser files. Some basics are developed, such as token processing…☆11Oct 17, 2022Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Nonlinear solid mechanics solver in Matlab☆13Sep 3, 2019Updated 6 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 4 months ago
- C++ implementation of SHA-256 (header-only)☆10Aug 19, 2025Updated 7 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 📚 PDF reader made in Electron and Javascript, using the PDF.js library. It has automatic translation feature when selecting a text excer…☆10Oct 17, 2022Updated 3 years ago
- ☆11Jun 7, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- Cross-platform C++ framework that allows you to quickly initialize Vulkan and provides easy-to-use abstraction above main objects☆12Nov 5, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆13Jul 28, 2021Updated 4 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Learn electrostatics by playing around with electrons and protons.☆32Jul 21, 2023Updated 2 years ago
- ☆19Dec 15, 2022Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago