ishfaqahmed29 / FIFO_UVM_VerificationView external linksLinks
Synchronous FIFO Testbench
☆11Apr 17, 2022Updated 3 years ago
Alternatives and similar repositories for FIFO_UVM_Verification
Users that are interested in FIFO_UVM_Verification are comparing it to the libraries listed below
Sorting:
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆35Feb 6, 2019Updated 7 years ago
- ☆10Dec 13, 2025Updated 2 months ago
- ☆11Mar 12, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- ☆14Sep 16, 2022Updated 3 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- ☆18May 5, 2022Updated 3 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58May 8, 2021Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- This repo contains the code for the project called All-in-One Home Automation project in which you can control 4 AC Appliances and contro…☆16Oct 1, 2020Updated 5 years ago
- Getting started with RISC-V☆14Jun 4, 2023Updated 2 years ago
- ☆13Jul 5, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- A complete UVM verification testbench for FIFO☆13Mar 21, 2016Updated 9 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆59Aug 9, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 3 months ago
- The repo contains code example and demo for using the make build system☆18Jul 22, 2023Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 3 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 9 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- ☆28Dec 15, 2025Updated 2 months ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year