32-bit 5-stage pipelined RISC-V processor in SystemVerilog
☆40Oct 29, 2023Updated 2 years ago
Alternatives and similar repositories for RISC-V-Pipeline
Users that are interested in RISC-V-Pipeline are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆76May 8, 2021Updated 5 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- APB master and slave developed in RTL.☆28Oct 25, 2025Updated 10 months ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆31Apr 23, 2023Updated 3 years ago
- Structured UVM Course☆76Jan 4, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Minimalistic RV32I RISC-V Processor in System Verilog☆35Sep 19, 2023Updated 2 years ago
- ☆109Aug 19, 2025Updated last year
- ☆16May 6, 2026Updated 4 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆44Dec 5, 2019Updated 6 years ago
- RISC-V Verification Interface☆161Jun 11, 2026Updated 2 months ago
- ☆15Apr 11, 2026Updated 4 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- ☆26Apr 17, 2026Updated 4 months ago
- ☆21Jul 12, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆215Jan 29, 2024Updated 2 years ago
- Basic RISC-V Test SoC☆209Apr 7, 2019Updated 7 years ago
- This is a detailed SystemVerilog course☆168Mar 4, 2025Updated last year
- ☆43Dec 21, 2025Updated 8 months ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆26Jul 30, 2026Updated last month
- SiliconCompiler Design Gallery☆78Updated this week
- Generic Register Interface (contains various adapters)☆139Aug 6, 2026Updated last month
- A verilog based 5-stage pipelined RISC-V Processor code.☆41Mar 25, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Simple RISC-V RV32I CPU in VHDL for use in FPGA Designs☆19Sep 2, 2019Updated 7 years ago
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆86Dec 16, 2025Updated 8 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆117Updated this week
- ESP32 esp-idf MPU6050 component☆12Mar 28, 2022Updated 4 years ago
- A fitness app that has on AI camera food detection and calorie info, follow along workout. Built with React Native, Redux Tolkit, Node.js…☆14Feb 3, 2025Updated last year
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆43Jul 10, 2026Updated last month
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆28Jan 6, 2026Updated 8 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 9 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- APB verification using UVM☆15Aug 21, 2023Updated 3 years ago
- ☆17Jul 14, 2024Updated 2 years ago