muhammedkamal / DMA-View external linksLinks
DMA Project using Verilog HDL
☆13Dec 26, 2019Updated 6 years ago
Alternatives and similar repositories for DMA-
Users that are interested in DMA- are comparing it to the libraries listed below
Sorting:
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Jul 21, 2025Updated 6 months ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago
- ☆11Mar 12, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- ☆16Mar 27, 2024Updated last year
- I have implemented a fake note detection unit with image processing algorithms in MATLAB. The aspect ratio is calculated initially for th…☆11Sep 18, 2023Updated 2 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- ☆50Apr 19, 2023Updated 2 years ago
- ☆10Jul 18, 2024Updated last year
- rust-writing-os course of https://rust.os2edu.cn☆11Apr 29, 2022Updated 3 years ago
- ☆13Feb 1, 2025Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆14Nov 19, 2023Updated 2 years ago
- ☆14Jul 23, 2020Updated 5 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- 18年912真题回忆☆11Dec 24, 2018Updated 7 years ago
- A LaTeX beamer theme template for UCAS students.☆12Apr 21, 2024Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- 视频音频生成字幕，生成srt文件。无需申请第三方API，本地实现音频转文本。基于Transformer的视频字幕生成框架。A GUI tool for generating subtitle from videos and generating srt files.☆12Feb 1, 2024Updated 2 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- USB2.0 Device Controller IP Core☆14Aug 18, 2023Updated 2 years ago
- An inhouse RISC-V 32-bits CPU☆18Updated this week
- ☆17Oct 28, 2024Updated last year
- ☆13Dec 1, 2024Updated last year
- Documentation for TCP Lab☆12May 20, 2025Updated 8 months ago
- AXI-4 RAM Tester Component☆20Aug 5, 2020Updated 5 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆58May 8, 2021Updated 4 years ago
- UpScale SDK enables the development of applications with strict timing and high-performance requirements☆22Feb 5, 2024Updated 2 years ago