A verilog based 5-stage pipelined RISC-V Processor code.
☆36Mar 25, 2020Updated 5 years ago
Alternatives and similar repositories for RISC-V-Processor
Users that are interested in RISC-V-Processor are comparing it to the libraries listed below
Sorting:
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆63May 8, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- APB master and slave developed in RTL.☆23Oct 25, 2025Updated 4 months ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆20Nov 5, 2025Updated 4 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- Structured UVM Course☆68Jan 4, 2024Updated 2 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆68Jan 14, 2026Updated 2 months ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated 3 weeks ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆35Oct 29, 2023Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆139May 14, 2021Updated 4 years ago
- Design and UVM Verification of an ALU☆11Jun 14, 2024Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 6 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- experiments with bootstrapping a kernel with UEFI☆46Nov 22, 2021Updated 4 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- A simple implementation of a UART modem in Verilog.☆177Nov 10, 2021Updated 4 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Nov 2, 2020Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- A complete UVM verification testbench for FIFO☆13Mar 21, 2016Updated 10 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago