MMujtabaRoohani / RISC-V-Processor
A verilog based 5-stage pipelined RISC-V Processor code.
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-Processor
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- ☆36Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- ☆16Updated 7 months ago
- ☆15Updated last year
- AMBA 3 AHB UVM TB☆34Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆53Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- ☆16Updated last year
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- ☆13Updated 8 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆96Updated 9 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- ☆10Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆22Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆71Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆16Updated 10 months ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago