MMujtabaRoohani / RISC-V-Processor
A verilog based 5-stage pipelined RISC-V Processor code.
☆12Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for RISC-V-Processor
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆20Updated 3 years ago
- ☆36Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆30Updated 4 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆69Updated last year
- AMBA 3 AHB UVM TB☆34Updated 5 years ago
- ☆16Updated 7 months ago
- ☆14Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- ☆13Updated 8 months ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- ☆16Updated last year
- ☆40Updated last year
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- ☆10Updated last year
- VIP for AXI Protocol☆108Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆80Updated 2 years ago