A verilog based 5-stage pipelined RISC-V Processor code.
☆37Mar 25, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-V-Processor
Users that are interested in RISC-V-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆67May 8, 2021Updated 4 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 6 months ago
- ☆11Mar 12, 2024Updated 2 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 5 months ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- To design test bench of the APB protocol☆20Dec 30, 2020Updated 5 years ago
- Structured UVM Course☆70Jan 4, 2024Updated 2 years ago
- A Single Cycle Risc-V 32 bit CPU☆69Jan 14, 2026Updated 3 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- AXI4 with a FIFO integrated with VIP☆24Feb 29, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- UART implementation using verilog☆36Feb 14, 2023Updated 3 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆36Oct 29, 2023Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆140May 14, 2021Updated 4 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆21Feb 24, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- A simple implementation of a UART modem in Verilog.☆183Nov 10, 2021Updated 4 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆86Feb 5, 2026Updated 2 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆162Nov 2, 2020Updated 5 years ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- This repository contains the design files of RISC-V Pipeline Core☆71May 11, 2023Updated 2 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago