A verilog based 5-stage pipelined RISC-V Processor code.
☆35Mar 25, 2020Updated 5 years ago
Alternatives and similar repositories for RISC-V-Processor
Users that are interested in RISC-V-Processor are comparing it to the libraries listed below
Sorting:
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆59May 8, 2021Updated 4 years ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- ☆11Mar 12, 2024Updated last year
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- UART implementation using verilog☆33Feb 14, 2023Updated 3 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆33Oct 29, 2023Updated 2 years ago
- A Single Cycle Risc-V 32 bit CPU☆66Jan 14, 2026Updated last month
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆19Nov 5, 2025Updated 3 months ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- Structured UVM Course☆64Jan 4, 2024Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆65May 11, 2023Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- Arduino library for accessing the AT24CXXX eeprom☆15Jul 12, 2025Updated 7 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆160Nov 2, 2020Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆139May 14, 2021Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆78Dec 14, 2023Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆42Jun 2, 2023Updated 2 years ago
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆26Updated this week
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆43May 3, 2024Updated last year
- Basic RISC-V Test SoC☆175Apr 7, 2019Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- (Semester 4) Mathematics for Intelligent Systems - End Semester Project☆12Apr 10, 2022Updated 3 years ago
- Performance portable routines for opacity, emissivity, and scattering☆13Jan 22, 2026Updated last month
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago