Simple 8-bit UART realization on Verilog HDL.
☆115Apr 27, 2024Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- UART implementation using verilog☆33Feb 14, 2023Updated 3 years ago
- Verilog UART☆192Jun 4, 2013Updated 12 years ago
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆40Oct 3, 2025Updated 4 months ago
- A simple, basic, formally verified UART controller☆326Jan 29, 2024Updated 2 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆300Sep 14, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Basic UART TX/RX module for FPGA☆34Oct 18, 2018Updated 7 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆569Oct 10, 2021Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆424Feb 13, 2026Updated 2 weeks ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Software 80486 IBM PC emulator for Windows and STM32 microcontrollers☆26Jan 18, 2022Updated 4 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Single Port RAM, Dual Port RAM, FIFO☆32May 17, 2022Updated 3 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 7 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 3 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆136Oct 2, 2025Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- A linker for obsolete 8/16/32-bit executable formats☆14Jan 8, 2026Updated last month
- Soft low-speed USB host for ARM☆13Jun 30, 2023Updated 2 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago