hell03end / verilog-uartLinks
Simple 8-bit UART realization on Verilog HDL.
☆110Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- A simple implementation of a UART modem in Verilog.☆157Updated 3 years ago
- Verilog UART☆183Updated 12 years ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Verilog digital signal processing components☆157Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- RISC-V Nox core☆68Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- UART -> AXI Bridge☆63Updated 4 years ago
- IEEE 754 floating point unit in Verilog☆147Updated 9 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- A simple DDR3 memory controller☆60Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- Verilog SPI master and slave☆60Updated 9 years ago
- UART implementation using verilog☆23Updated 2 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Generic Register Interface (contains various adapters)☆130Updated last week