hell03end / verilog-uartLinks
Simple 8-bit UART realization on Verilog HDL.
☆110Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- A simple implementation of a UART modem in Verilog.☆156Updated 3 years ago
- Verilog UART☆182Updated 12 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- Basic RISC-V Test SoC☆144Updated 6 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Verilog implementation of a RISC-V core☆125Updated 6 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Arduino compatible Risc-V Based SOC☆156Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- RISC-V Nox core☆68Updated 2 months ago
- RISC-V System on Chip Template☆159Updated last month
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆89Updated 2 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆44Updated 8 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago