hell03end / verilog-uartLinks
Simple 8-bit UART realization on Verilog HDL.
☆105Updated last year
Alternatives and similar repositories for verilog-uart
Users that are interested in verilog-uart are comparing it to the libraries listed below
Sorting:
- A simple implementation of a UART modem in Verilog.☆134Updated 3 years ago
- Verilog UART☆165Updated 12 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆91Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆47Updated last year
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Verilog SPI master and slave☆54Updated 9 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago