Alternatives and similar repositories for verilog-uart:

Users that are interested in verilog-uart are comparing it to the libraries listed below

• AngeloJacobo / RISC-V
  Design implementation of the RV32I Core in Verilog HDL with Zicsr extension
  ☆76Updated last year
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆114Updated 3 years ago
• ultraembedded / core_soc
  Basic Peripheral SoC (SPI, GPIO, Timer, UART)
  ☆61Updated 4 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆74Updated this week
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆76Updated 2 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆57Updated last month
• jamieiles / uart
  Verilog UART
  ☆133Updated 11 years ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆242Updated this week
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆108Updated 5 years ago
• someone755 / ddr3-controller
  A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs
  ☆63Updated 2 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆120Updated 2 years ago
• dawsonjon / verilog-math
  Mathematical Functions in Verilog
  ☆86Updated 3 years ago
• ultraembedded / core_sdram_axi4
  SDRAM controller with AXI4 interface
  ☆82Updated 5 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆107Updated 6 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆102Updated 3 months ago
• ultraembedded / core_dbg_bridge
  UART -> AXI Bridge
  ☆60Updated 3 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆130Updated last month
• taneroksuz / fpu
  IEEE 754 single and double precision floating point library in systemverilog and vhdl
  ☆61Updated 3 weeks ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆82Updated 4 months ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆53Updated 2 years ago
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆79Updated 5 years ago
• danshanley / FPU
  IEEE 754 floating point unit in Verilog
  ☆133Updated 8 years ago
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 5 months ago
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆165Updated 2 months ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆88Updated 4 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆144Updated 6 months ago
• freecores / i2c
  I2C controller core
  ☆35Updated 2 years ago
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆82Updated 4 years ago
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆121Updated 4 years ago
• freecores / round_robin_arbiter
  round robin arbiter
  ☆70Updated 10 years ago