arm-university / VLSI-Fundamentals-Education-Kit
Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied in the design of simple logic circuits and in the physical implementation of a simplified microprocessor
☆224Updated 6 months ago
Alternatives and similar repositories for VLSI-Fundamentals-Education-Kit:
Users that are interested in VLSI-Fundamentals-Education-Kit are comparing it to the libraries listed below
- This repo provide an index of VLSI content creators and their materials☆141Updated 5 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆88Updated 6 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆118Updated 6 months ago
- ☆108Updated last year
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆296Updated 5 months ago
- 100 Days of RTL☆348Updated 6 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆32Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆105Updated last year
- SystemVerilog Tutorial☆123Updated this week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆13Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 8 months ago
- Verilog HDL files☆121Updated 8 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆24Updated 9 months ago
- opensource EDA tool flor VLSI design☆31Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆79Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆64Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆89Updated 4 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆56Updated 4 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆105Updated 2 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆146Updated 2 months ago
- ☆130Updated 2 years ago
- Implementation of RISC-V RV32I☆17Updated 2 years ago
- ☆310Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆169Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆308Updated 2 weeks ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆88Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated 3 weeks ago
- ☆15Updated 7 months ago
- Verilog/SystemVerilog Guide☆60Updated last year
- ☆33Updated last month