arm-university / VLSI-Fundamentals-Education-KitLinks
Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied in the design of simple logic circuits and in the physical implementation of a simplified microprocessor
☆284Updated 7 months ago
Alternatives and similar repositories for VLSI-Fundamentals-Education-Kit
Users that are interested in VLSI-Fundamentals-Education-Kit are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- 100 Days of RTL☆403Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆118Updated 2 months ago
- SystemVerilog Tutorial☆185Updated last month
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆146Updated 2 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆166Updated last year
- ☆117Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆103Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆439Updated 5 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆127Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Verilog HDL files☆164Updated last year
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆150Updated 5 years ago
- ☆15Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆32Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Updated 5 months ago
- ☆13Updated last year
- An overview of TL-Verilog resources and projects☆82Updated last week
- ☆170Updated 3 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆27Updated 11 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆163Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆98Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆115Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆130Updated 2 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆118Updated 2 years ago
- Implementation of RISC-V RV32I☆26Updated 3 years ago
- ECE 3300 HDL Code☆61Updated 2 years ago