arm-university / VLSI-Fundamentals-Education-KitLinks
Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied in the design of simple logic circuits and in the physical implementation of a simplified microprocessor
☆259Updated last month
Alternatives and similar repositories for VLSI-Fundamentals-Education-Kit
Users that are interested in VLSI-Fundamentals-Education-Kit are comparing it to the libraries listed below
Sorting:
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆133Updated last month
- 100 Days of RTL☆380Updated 11 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆109Updated last month
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- Verilog HDL files☆146Updated last year
- ☆112Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆111Updated 3 years ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆359Updated 2 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆114Updated 4 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated last month
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆17Updated 5 months ago
- ☆333Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆106Updated 4 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆137Updated 3 years ago
- ECE 3300 HDL Code☆50Updated 2 years ago
- An overview of TL-Verilog resources and projects☆81Updated 3 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆50Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- ☆161Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago