ytliu74 / RISCV_VerilogLinks
RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.
☆19Updated 2 years ago
Alternatives and similar repositories for RISCV_Verilog
Users that are interested in RISCV_Verilog are comparing it to the libraries listed below
Sorting:
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆33Updated 6 years ago
- ☆42Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆49Updated 11 months ago
- ☆52Updated 2 years ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- ☆75Updated 10 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- ☆86Updated last month
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago