fayizferosh / yosys-tcl-ui-report
5 Day TCL begginer to advanced training workshop by VSD
☆16Updated last year
Alternatives and similar repositories for yosys-tcl-ui-report:
Users that are interested in yosys-tcl-ui-report are comparing it to the libraries listed below
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆17Updated 2 years ago
- ☆12Updated 3 weeks ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- ☆14Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆22Updated 9 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- ☆14Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆33Updated 2 years ago
- opensource EDA tool flor VLSI design☆32Updated last year
- ☆40Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆10Updated last year
- ☆16Updated last year
- ☆14Updated last year
- ☆15Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Static Timing Analysis Full Course☆49Updated 2 years ago
- ☆16Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago