fayizferosh / yosys-tcl-ui-reportView external linksLinks
5 Day TCL begginer to advanced training workshop by VSD
☆19Oct 18, 2023Updated 2 years ago
Alternatives and similar repositories for yosys-tcl-ui-report
Users that are interested in yosys-tcl-ui-report are comparing it to the libraries listed below
Sorting:
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Jun 4, 2024Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆126May 14, 2022Updated 3 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- ☆14Sep 27, 2022Updated 3 years ago
- ☆18Feb 26, 2024Updated last year
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- ☆23Feb 10, 2024Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Oct 28, 2023Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆43Jul 20, 2025Updated 6 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated 11 months ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆75Sep 17, 2022Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Oct 31, 2021Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 3 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆12Dec 29, 2022Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- ☆11Mar 12, 2024Updated last year
- ☆13Sep 29, 2024Updated last year
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Sep 26, 2022Updated 3 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 9, 2026Updated last week
- ☆14Apr 13, 2025Updated 10 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆13Sep 18, 2025Updated 4 months ago
- ☆16Mar 27, 2024Updated last year
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 4 years ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- ☆10Feb 3, 2017Updated 9 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 3 months ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆14May 12, 2024Updated last year