5 Day TCL begginer to advanced training workshop by VSD
☆20Oct 18, 2023Updated 3 years ago
Alternatives and similar repositories for yosys-tcl-ui-report
Users that are interested in yosys-tcl-ui-report are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆32Jun 4, 2024Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆105Oct 24, 2026Updated last week
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆133May 14, 2022Updated 4 years ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- Implementation of RISC-V RV32I☆36Aug 30, 2022Updated 4 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- ☆15Sep 27, 2022Updated 4 years ago
- ☆14Apr 13, 2025Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated 2 years ago
- This repository contains all major projects completed as part of the EECS 4612: Digital VLSI Design course at York University. The projec…☆13Jul 12, 2025Updated last year
- ☆19Feb 26, 2024Updated 2 years ago
- ☆26Nov 11, 2025Updated 11 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆87Oct 28, 2023Updated 3 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- ☆25Feb 10, 2024Updated 2 years ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- A 5-Stage Pipelined RISC-V Processor designed and implemented on FPGA (Artix-7 Nexys A7). Supports RV32I instructions set (R, I, S, B, U,…☆14Oct 13, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆16Feb 17, 2025Updated last year
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 5 years ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- RISC-V Online Help☆36Oct 28, 2026Updated last week
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆51Jul 29, 2024Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆33Jul 21, 2025Updated last year
- Design and implementation of a complete ARM based CPU.☆16Apr 19, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Sep 14, 2021Updated 5 years ago
- Notes of basic subjects that fall under Electronics and Communication Engineering.☆16Jan 27, 2022Updated 4 years ago
- ☆36Apr 22, 2026Updated 6 months ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆11Sep 26, 2022Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ⭐ A curated list of my GitHub starred repos, daily updates☆16Sep 28, 2024Updated 2 years ago
- ☆15Aug 3, 2021Updated 5 years ago