techvinodreddy / UART-IP-CORE16550A-Verification-UVMLinks
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆17Updated 4 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
Sorting:
- Verification IP for APB protocol☆66Updated 4 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆33Updated 2 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆19Updated last year
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆12Updated 6 months ago
- Maven Silicon Project☆19Updated 6 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- ☆22Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 5 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Verification IP for SPI protocol☆18Updated 4 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- SystemVerilog UVM testbench example☆32Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- UVM VIP architecture generator☆20Updated 4 years ago
- ☆40Updated last year
- ☆31Updated 3 weeks ago
- ☆25Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- ☆43Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆31Updated 4 years ago
- generate UVM testbench using python☆27Updated 7 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago