techvinodreddy / UART-IP-CORE16550A-Verification-UVMLinks
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆17Updated 4 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
Sorting:
- Verification IP for APB protocol☆68Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- UART design in SV and verification using UVM and SV☆47Updated 5 years ago
- ☆47Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- SystemVerilog UVM testbench example☆33Updated last year
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- VIP for AXI Protocol☆146Updated 3 years ago
- System Verilog using Functional Verification☆12Updated last year
- Verification IP for I2C protocol☆48Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 7 months ago
- Verification IP for APB protocol☆29Updated 4 years ago
- Maven Silicon Project☆19Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆123Updated 7 years ago
- This course walks you through the Linux OS commands and usage.☆19Updated 2 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- UVM AHB VIP☆86Updated 9 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆35Updated 5 years ago
- SystemVerilog VIP for AMBA APB protocol☆78Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆13Updated 8 months ago
- UVM examples and projects☆142Updated last month
- ☆41Updated last year
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 5 years ago