techvinodreddy / UART-IP-CORE16550A-Verification-UVMView external linksLinks
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆18Jun 24, 2021Updated 4 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
Sorting:
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Feb 14, 2023Updated 3 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ☆11Mar 12, 2024Updated last year
- a very simple risc_cpu verification demo with uvm☆26Apr 28, 2019Updated 6 years ago
- UART design in SV and verification using UVM and SV☆52Nov 30, 2019Updated 6 years ago
- UVM Verification IP to uart2bus IP.☆23Mar 7, 2022Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆15Dec 23, 2024Updated last year
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Apr 7, 2018Updated 7 years ago
- Structured UVM Course☆58Jan 4, 2024Updated 2 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆105Jul 2, 2023Updated 2 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Jul 11, 2025Updated 7 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆34Mar 25, 2020Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆36Feb 6, 2019Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM examples and projects☆156Jun 28, 2025Updated 7 months ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- ☆10Oct 16, 2023Updated 2 years ago