techvinodreddy / UART-IP-CORE16550A-Verification-UVM
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆17Updated 3 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM:
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
- Verification IP for APB protocol☆57Updated 4 years ago
- UART design in SV and verification using UVM and SV☆39Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆29Updated 2 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- ☆16Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆41Updated 4 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- Maven Silicon Project☆17Updated 6 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- ☆36Updated last year
- CORE-V MCU UVM Environment and Test Bench☆18Updated 7 months ago
- ☆17Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆8Updated last month
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆43Updated 11 months ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆29Updated 4 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆21Updated 7 years ago
- Synchronous FIFO Testbench☆10Updated 2 years ago
- ☆24Updated 3 years ago
- generate UVM testbench using python☆27Updated 6 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated 11 months ago
- Sample UVM code for axi ram dut☆30Updated 3 years ago