techvinodreddy / UART-IP-CORE16550A-Verification-UVM
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆17Updated 3 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM:
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
- Verification IP for APB protocol☆59Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- UART design in SV and verification using UVM and SV☆40Updated 5 years ago
- Maven Silicon Project☆17Updated 6 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- ☆19Updated 2 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆30Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆49Updated last year
- Verification IP for APB protocol☆26Updated 4 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆20Updated 8 months ago
- ☆41Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆42Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- ☆38Updated last year
- ☆25Updated 3 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- Synchronous FIFO Testbench☆10Updated 2 years ago
- Sample UVM code for axi ram dut☆31Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆19Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆9Updated 3 months ago