techvinodreddy / UART-IP-CORE16550A-Verification-UVM
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆17Updated 3 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM:
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
- UART design in SV and verification using UVM and SV☆43Updated 5 years ago
- Verification IP for APB protocol☆62Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 2 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆15Updated last year
- Verification IP for APB protocol☆26Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- Verification IP for I2C protocol☆41Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- Maven Silicon Project☆17Updated 6 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆44Updated 4 years ago
- System Verilog using Functional Verification☆10Updated last year
- ☆19Updated 2 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆31Updated 4 years ago
- SystemVerilog UVM testbench example☆30Updated 11 months ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆10Updated 4 months ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆21Updated 3 years ago
- ☆40Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆53Updated last year
- Verification IP for SPI protocol☆17Updated 4 years ago
- ☆25Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- ☆29Updated this week
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- ☆43Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Synchronous FIFO Testbench☆10Updated 3 years ago