techvinodreddy / UART-IP-CORE16550A-Verification-UVMLinks
The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a modem or other external devices, like another computer using a serial cable and RS232 protocol. This core is designed to be maximally compatible with the industry-standard National Semiconductors’ 16550A devic…
☆17Updated 3 years ago
Alternatives and similar repositories for UART-IP-CORE16550A-Verification-UVM
Users that are interested in UART-IP-CORE16550A-Verification-UVM are comparing it to the libraries listed below
Sorting:
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆16Updated last year
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆12Updated 5 months ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆32Updated 4 years ago
- Verification IP for I2C protocol☆45Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- ☆22Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- Synchronous FIFO Testbench☆11Updated 3 years ago
- ☆40Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago
- SystemVerilog UVM testbench example☆31Updated last year
- Verification IP for SPI protocol☆18Updated 4 years ago
- AXI Interconnect☆49Updated 3 years ago
- ☆25Updated 4 years ago
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- ☆30Updated this week
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- UVM VIP architecture generator☆19Updated 4 years ago