Single-Cycle RISC-V Processor in systemverylog
☆27Apr 23, 2019Updated 7 years ago
Alternatives and similar repositories for Single-Cycle-Processor
Users that are interested in Single-Cycle-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- A Single Cycle Risc-V 32 bit CPU☆76Jan 14, 2026Updated 7 months ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Implementation of the OS-ROCKET algorithm for open set recognition for time series classifciation☆10Nov 21, 2021Updated 4 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆71May 8, 2021Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- [ICCV' 23] FedPD: Federated Open Set Recognition with Parameter Disentanglement☆10Mar 25, 2024Updated 2 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 2 months ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆19Oct 11, 2019Updated 6 years ago
- ☆25Apr 17, 2026Updated 3 months ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- ☆11Apr 8, 2025Updated last year
- Single Cycle CPU using the RV32I Base Instruction set☆23Nov 5, 2025Updated 9 months ago
- drone_security☆14Jun 18, 2021Updated 5 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆38Mar 7, 2026Updated 5 months ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Oct 23, 2019Updated 6 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Sep 4, 2024Updated last year
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 9 months ago
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- UART design in SV and verification using UVM and SV☆58Nov 30, 2019Updated 6 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Jun 1, 2026Updated 2 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- Muscle-machine interface☆12Jul 19, 2016Updated 10 years ago
- ☆14Feb 13, 2022Updated 4 years ago
- We create this robot for RoboFest 2023☆34Apr 4, 2024Updated 2 years ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 5 months ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago