abdelazeem201 / ASIC-Implementation-UART
This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from sys…
☆11Updated 3 years ago
Alternatives and similar repositories for ASIC-Implementation-UART:
Users that are interested in ASIC-Implementation-UART are comparing it to the libraries listed below
- To design test bench of the APB protocol☆17Updated 4 years ago
- System Verilog using Functional Verification☆10Updated 11 months ago
- RTL Design and Verification☆13Updated 4 years ago
- ☆17Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆11Updated last year
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆23Updated last year
- ☆19Updated 2 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 6 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Maven Silicon Project☆17Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ☆17Updated 10 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- ☆28Updated 11 months ago
- AXI Interconnect☆47Updated 3 years ago
- Structured UVM Course☆39Updated last year