This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from sys…
☆15Mar 30, 2022Updated 3 years ago
Alternatives and similar repositories for ASIC-Implementation-UART
Users that are interested in ASIC-Implementation-UART are comparing it to the libraries listed below
Sorting:
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Jan 28, 2022Updated 4 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- ☆21Mar 5, 2023Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- ☆12May 21, 2024Updated last year
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- Single Port RAM, Dual Port RAM, FIFO☆32May 17, 2022Updated 3 years ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆26Aug 11, 2022Updated 3 years ago
- EE 287 2012 Fall☆32Mar 11, 2013Updated 12 years ago
- Pipelined RISC-V CPU☆26Jun 9, 2021Updated 4 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆107Feb 22, 2024Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- ARM-CPU implemented verilog☆29Jan 13, 2024Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- AVR CPU Core Implementation in Verilog HDL.☆14Oct 28, 2018Updated 7 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago