abdelazeem201 / ASIC-Implementation-UARTLinks
This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from sys…
☆12Updated 3 years ago
Alternatives and similar repositories for ASIC-Implementation-UART
Users that are interested in ASIC-Implementation-UART are comparing it to the libraries listed below
Sorting:
- To design test bench of the APB protocol☆17Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆14Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- ☆20Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- ☆17Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- System Verilog using Functional Verification☆12Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆12Updated 2 months ago
- ☆17Updated 10 years ago
- RTL Design and Verification☆14Updated 4 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- UART models for cocotb☆29Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆13Updated this week
- 10 Gigabit Ethernet MAC Core UVM Verification☆12Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago