abdelazeem201 / ASIC-Implementation-UARTLinks
This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from sys…
☆12Updated 3 years ago
Alternatives and similar repositories for ASIC-Implementation-UART
Users that are interested in ASIC-Implementation-UART are comparing it to the libraries listed below
Sorting:
- To design test bench of the APB protocol☆17Updated 4 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆14Updated 7 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆13Updated 3 weeks ago
- Verification IP for Watchdog☆11Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- System Verilog using Functional Verification☆12Updated last year
- ☆17Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆23Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- ☆20Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- SystemVerilog examples and projects☆17Updated 2 weeks ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆19Updated 5 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Structured UVM Course☆43Updated last year
- RTL Design and Verification☆14Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆20Updated 2 years ago