srpoyrek / RISC-VView on GitHub
Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
35Aug 12, 2020Updated 5 years ago

Alternatives and similar repositories for RISC-V

Users that are interested in RISC-V are comparing it to the libraries listed below

Sorting:

Are these results useful?