Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆37Aug 12, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆78May 8, 2021Updated 5 years ago
- ☆56Oct 1, 2026Updated last week
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 6 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- A sudoku puzzle game made by Bevy game engine☆13May 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- Cost effective DIY DCC Decoder for model railroad locomotives☆10Sep 16, 2024Updated 2 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated 3 months ago
- Archived Vivante GPL kernel drivers☆16Nov 13, 2023Updated 2 years ago
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆12Jul 9, 2018Updated 8 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 3 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- A PCB for the Ben Eater 6502 series "Hello, World! from scratch"☆15Jan 13, 2021Updated 5 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆11Feb 28, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- A library that emulates the 6502☆21Aug 17, 2024Updated 2 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 5 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- "Structured programming" macros for Gnu Assembler (gas)☆17Feb 23, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- The Original Nintendo Gameboy in Verilog☆62Dec 12, 2014Updated 11 years ago
- Official repository for Color Equivariant Convolutional Networks.☆10Nov 16, 2023Updated 2 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 4 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- A repository to record.☆16Dec 17, 2025Updated 9 months ago