Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆37Aug 12, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 6 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆88Dec 14, 2023Updated 2 years ago
- Cost effective DIY DCC Decoder for model railroad locomotives☆10Sep 16, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆15Jul 9, 2026Updated last month
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- An inhouse RISC-V 32-bits CPU☆21Feb 12, 2026Updated 6 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- This course is a deep dive into details of neural-network based deep learning methods for computer vision. It is offered by the Universit…☆15Jun 1, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- A PCB for the Ben Eater 6502 series "Hello, World! from scratch"☆15Jan 13, 2021Updated 5 years ago
- A library that emulates the 6502☆21Aug 17, 2024Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- CNN Baseline for Image Compression☆10Nov 11, 2018Updated 7 years ago
- Rust compile-time type information experiment☆19Jan 24, 2023Updated 3 years ago
- "Structured programming" macros for Gnu Assembler (gas)☆17Feb 23, 2026Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- The Original Nintendo Gameboy in Verilog☆62Dec 12, 2014Updated 11 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- A repository to record.☆16Dec 17, 2025Updated 8 months ago
- ☆13Mar 5, 2024Updated 2 years ago
- mpvue小程序个税计算器☆12Sep 1, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is the repository for the Coding a Synthesizer in C series on YouTube: https://www.youtube.com/watch?v=p1VQuMziTek&list=PLJak15SQAGJ…☆11Apr 6, 2021Updated 5 years ago
- GB 开发资源列表☆19Dec 14, 2022Updated 3 years ago
- An open source 21-Pin DCC Decoder for model trains☆19Feb 12, 2026Updated 6 months ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- Code for WF-IoT paper 'TinyML Benchmark: Executing Fully Connected Neural Networks on Commodity Microcontrollers'☆40Jul 23, 2022Updated 4 years ago
- 数字IC秋招项目、手撕代码☆44Apr 22, 2024Updated 2 years ago