Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆36Aug 12, 2020Updated 5 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆60Jul 5, 2024Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆63May 8, 2021Updated 4 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 2 years ago
- ☆48Updated this week
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆13Aug 9, 2019Updated 6 years ago
- My solution to the problem set on HDLBits.☆26Aug 6, 2020Updated 5 years ago
- Graph partitioning for distributed GNN training☆13Mar 26, 2023Updated 2 years ago
- A sudoku puzzle game made by Bevy game engine☆12May 9, 2025Updated 10 months ago
- ☆12Aug 3, 2021Updated 4 years ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated last month
- Cost effective DIY DCC Decoder for model railroad locomotives☆10Sep 16, 2024Updated last year
- 中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享☆12Oct 25, 2019Updated 6 years ago
- 电子科技大学示范性微电子学院微嵌课程配套代码☆15Dec 10, 2025Updated 3 months ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- OpenMPL (Open Math Performance Library) is an open source math libraries, including BLAS, LAPACK, FFT, VML, and others.☆22Aug 15, 2023Updated 2 years ago
- ☆25Jan 31, 2021Updated 5 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- A PCB for the Ben Eater 6502 series "Hello, World! from scratch"☆14Jan 13, 2021Updated 5 years ago
- ☆20Jun 23, 2024Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆11Apr 16, 2025Updated 11 months ago
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆13Oct 30, 2018Updated 7 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Clone of the MS-DOS DEBUG command☆20Sep 28, 2015Updated 10 years ago
- RISC V core implementation using Verilog.☆29Mar 27, 2021Updated 4 years ago
- Repository for USTC 2021 Spring Database Labs☆10Jul 6, 2021Updated 4 years ago
- For COD course in USTC, on 2020 Spring, prof. Chao Wang☆10Sep 18, 2020Updated 5 years ago
- A library that emulates the 6502☆21Aug 17, 2024Updated last year
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 5 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 4 years ago
- CNN Baseline for Image Compression☆10Nov 11, 2018Updated 7 years ago
- Pipelined RISC-V CPU☆27Jun 9, 2021Updated 4 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month