Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆37Aug 12, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 6 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A sudoku puzzle game made by Bevy game engine☆13May 9, 2025Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆89Dec 14, 2023Updated 2 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- Cost effective DIY DCC Decoder for model railroad locomotives☆10Sep 16, 2024Updated 2 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC V core implementation using Verilog.☆31Mar 27, 2021Updated 5 years ago
- 编译原理（龙书）的词法分析程序实验☆10Oct 22, 2016Updated 9 years ago
- All hardware comprising CougSat-1 exists here☆12Oct 1, 2023Updated 2 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆11Jul 9, 2018Updated 8 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Pipelined RISC-V CPU☆28Jun 9, 2021Updated 5 years ago
- USTC computer practice code and interesting small projects☆13Apr 24, 2020Updated 6 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- CNN Baseline for Image Compression☆10Nov 11, 2018Updated 7 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 5 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- "Structured programming" macros for Gnu Assembler (gas)☆17Feb 23, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Simple RiscV core for academic purpose.☆22Apr 29, 2020Updated 6 years ago
- Official repository for Color Equivariant Convolutional Networks.☆10Nov 16, 2023Updated 2 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆13Mar 5, 2024Updated 2 years ago