srpoyrek / RISC-V
Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆27Updated 4 years ago
Alternatives and similar repositories for RISC-V:
Users that are interested in RISC-V are comparing it to the libraries listed below
- Collect some IC textbooks for learning.☆120Updated 2 years ago
- ☆49Updated last month
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- ☆78Updated last month
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆250Updated 7 years ago
- ☆61Updated 5 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆79Updated 5 months ago
- ☆39Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆204Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆180Updated last week
- ☆78Updated 2 weeks ago
- some knowleage about SystemC/TLM etc.☆17Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆122Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆134Updated 3 months ago
- ☆74Updated this week
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆25Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- ☆20Updated last year
- ☆21Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆131Updated last week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- Pipelined RISC-V CPU☆23Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆101Updated 2 years ago
- ☆63Updated 2 years ago
- Some useful documents of Synopsys☆60Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- 一生一芯项目☆11Updated last year