Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆36Aug 12, 2020Updated 5 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆64Jul 5, 2024Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆67May 8, 2021Updated 5 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 2 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- My solution to the problem set on HDLBits.☆27Aug 6, 2020Updated 5 years ago
- A sudoku puzzle game made by Bevy game engine☆12May 9, 2025Updated last year
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 3 months ago
- ☆12Feb 16, 2019Updated 7 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- 电子科技大学示范性微电子学院微嵌课程配套代码☆15Dec 10, 2025Updated 5 months ago
- ☆14Aug 3, 2021Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Oct 27, 2018Updated 7 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆12Apr 16, 2025Updated last year
- This repository contains getting started projects related to all PSoC4 pioneer kits.☆14Oct 30, 2018Updated 7 years ago
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- RISC V core implementation using Verilog.☆30Mar 27, 2021Updated 5 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- FPGA raycaster engine written in verilog☆13Apr 19, 2019Updated 7 years ago
- ☆23Jun 23, 2024Updated last year
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 4 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- Pipelined RISC-V CPU☆27Jun 9, 2021Updated 4 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- GB 开发资源列表☆14Dec 14, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Rust compile-time type information experiment☆19Jan 24, 2023Updated 3 years ago
- Nanoscale logging library in C++11☆14Dec 15, 2021Updated 4 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- The Original Nintendo Gameboy in Verilog☆61Dec 12, 2014Updated 11 years ago
- simulator for riscv instruction set☆25Sep 24, 2022Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago