Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules required including the Hazard detection unit, Forwarding Unit, Branch Prediction, and the Five pipeline stages are simulated and verified the functional testing with test benches on ModelSim.
☆37Aug 12, 2020Updated 6 years ago
Alternatives and similar repositories for RISC-V
Users that are interested in RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…☆17Aug 22, 2024Updated 2 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆20Jun 3, 2023Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 5 years ago
- 32 bit RISC-V CPU implementation in Verilog☆36Feb 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A sparse matrix-vector parallel multiplication implementation using MPI☆10Mar 15, 2015Updated 11 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆15Nov 22, 2022Updated 3 years ago
- QWERTY Keyboard, simple LCD display and GPIO for BeanZee☆11Feb 21, 2026Updated 8 months ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Cost effective DIY DCC Decoder for model railroad locomotives☆10Sep 16, 2024Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Repository for USTC 2021 Spring Database Labs☆10Jul 6, 2021Updated 5 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆15Jul 18, 2026Updated 3 months ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- This repository provides examples that demonstrates how to develop PSoC 4 MCU based analog designs. These examples help you to use periph…☆15Jul 9, 2026Updated 3 months ago
- Input here, publish anywhere☆18Aug 31, 2026Updated 2 months ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- Programmable System on Chip for control of atomic physics experiments☆11Sep 13, 2022Updated 4 years ago
- Uses MVS depth estimation to initialize the 3D Gaussian splats instead of the Colmap SfM sparse point cloud.☆16Nov 27, 2025Updated 11 months ago
- A simple, very minimal Minecraft server implementation in Rust.☆14Sep 21, 2023Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 3 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆12Jul 9, 2018Updated 8 years ago
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- Various FPGA projects targeting a Digilent Arty FPGA board☆11Oct 7, 2020Updated 6 years ago
- "Structured programming" macros for Gnu Assembler (gas)☆17Feb 23, 2026Updated 8 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 4 months ago
- 🤖 A curated list of Video Action Models (VAMs) — papers using video generation models to produce executable robot actions. Covers UniPi,…☆16Mar 13, 2026Updated 7 months ago
- A library that emulates the 6502☆21Aug 17, 2024Updated 2 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- 基于物联网技术以及人脸识别技术，系统底层采用ESP32开发板为核心，在ESP32开发板上接入了红外对管传感器、蜂鸣器、电磁锁等元器件，当有人暴力开锁触发红外报警信息时，便会通过蜂鸣器报警。应用层PC端使用摄像头实现人脸识别，实现用户登录以及收银台解锁，通过TCP协议与云主机…☆16Jul 4, 2021Updated 5 years ago
- This guide walks you through installing NVIDIA CUDA Toolkit 11.8, cuDNN, and TensorRT on Windows, including setting up Python packages li…☆11Sep 13, 2026Updated last month