VLSI CAD Algorithm Visualizations implemented as Java Applications
☆17Aug 23, 2023Updated 2 years ago
Alternatives and similar repositories for CADApps
Users that are interested in CADApps are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- Conditional Deep Convolutional Generative Adversarial Networks structure for completing incomplete face images and furthermore classifyin…☆11Dec 8, 2022Updated 3 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- General purpose task runner☆11Nov 10, 2025Updated 5 months ago
- nthu-route 2.11☆14Aug 5, 2019Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Apr 13, 2026Updated 3 weeks ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Feb 2, 2016Updated 10 years ago
- ☆17Jun 5, 2024Updated last year
- ☆36Aug 23, 2022Updated 3 years ago
- PathFinder - The best route is the shortest☆14May 4, 2021Updated 5 years ago
- Pandas data analysis guide examples☆17Nov 2, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆196May 19, 2025Updated 11 months ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 5 years ago
- ☆13Aug 29, 2022Updated 3 years ago
- ☆11Jun 1, 2017Updated 8 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Logic Synthesis and Verification: Programming Assignments☆16Dec 28, 2025Updated 4 months ago
- ☆34May 8, 2025Updated 11 months ago
- EEG & MRI processing, Micro-States analysis & Sources localization☆24Jan 12, 2026Updated 3 months ago
- ☆11Nov 17, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- Tool for debugging WebAssembly (like gdb).☆12Jan 25, 2023Updated 3 years ago
- Web frontend for Myria☆12Sep 30, 2020Updated 5 years ago
- proof of concepts and experimental code for TFHE☆21Feb 18, 2020Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆14Feb 10, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Feb 22, 2026Updated 2 months ago
- Json Signing, Verification☆19Jul 16, 2023Updated 2 years ago
- ☆16Oct 11, 2022Updated 3 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆18Sep 23, 2020Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Back in a Minute☆11Jul 19, 2019Updated 6 years ago