tdene / synth_opt_addersLinks
Prefix tree adder space exploration library
☆56Updated 11 months ago
Alternatives and similar repositories for synth_opt_adders
Users that are interested in synth_opt_adders are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆50Updated 6 months ago
- ☆38Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆85Updated 2 weeks ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆38Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Mutation Cover with Yosys (MCY)☆88Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆160Updated last week
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆33Updated 9 months ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆168Updated this week
- ☆57Updated 6 months ago
- mantle library☆44Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- ☆84Updated 2 years ago
- SpinalHDL Hardware Math Library☆93Updated last year
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago