tdene / synth_opt_addersLinks
Prefix tree adder space exploration library
☆56Updated last year
Alternatives and similar repositories for synth_opt_adders
Users that are interested in synth_opt_adders are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆51Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- ☆38Updated 3 years ago
- ☆33Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆87Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- SystemVerilog frontend for Yosys☆170Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Mutation Cover with Yosys (MCY)☆88Updated last week
- ☆38Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 9 months ago
- Characterizer☆30Updated 3 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆58Updated 7 months ago
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- WAL enables programmable waveform analysis.☆160Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 8 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- mantle library☆44Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆50Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆117Updated 4 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 4 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago