antonblanchard / vlsiffraLinks
Create fast and efficient standard cell based adders, multipliers and multiply-adders.
☆115Updated last year
Alternatives and similar repositories for vlsiffra
Users that are interested in vlsiffra are comparing it to the libraries listed below
Sorting:
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆152Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆146Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- SystemVerilog synthesis tool☆204Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- An automatic clock gating utility☆50Updated 3 months ago
- ☆79Updated last year
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- WAL enables programmable waveform analysis.☆155Updated last month
- RISC-V Nox core☆66Updated last week
- ☆81Updated 2 years ago
- SpinalHDL Hardware Math Library☆89Updated last year
- ☆47Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- ☆105Updated 2 months ago
- ☆32Updated 6 months ago
- Prefix tree adder space exploration library☆57Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆72Updated last week
- Fabric generator and CAD tools.☆191Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- ASIC implementation flow infrastructure☆58Updated this week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago