Create fast and efficient standard cell based adders, multipliers and multiply-adders.
☆124Sep 20, 2023Updated 2 years ago
Alternatives and similar repositories for vlsiffra
Users that are interested in vlsiffra are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated 6 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆173Nov 10, 2025Updated 9 months ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 6 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆367Dec 2, 2025Updated 8 months ago
- Modular hardware build system☆1,199Updated this week
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- Characterizer☆39Jun 26, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An abstraction library for interfacing EDA tools☆787Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- SAR ADC on tiny tapeout☆53Jan 29, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,115Updated this week
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 6 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆799Updated this week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆42Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 2 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- ☆17Aug 16, 2023Updated 2 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- ☆38Dec 29, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆517May 31, 2023Updated 3 years ago