Alternatives and similar repositories for vlsiffra

Users that are interested in vlsiffra are comparing it to the libraries listed below

• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆147Updated 11 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆105Updated 3 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆185Updated this week
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 6 months ago
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆139Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆117Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆105Updated 2 weeks ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆113Updated 3 years ago
• chipsalliance / uvm-verilator
  ☆95Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆138Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆194Updated 2 months ago
• pieter3d / simview
  ☆79Updated last year
• verilator / verilator-announce
  Announcements related to Verilator
  ☆39Updated 5 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆89Updated this week
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆67Updated last year
• efabless / chipignite-resources
  ☆78Updated 2 years ago
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆79Updated 2 months ago
• FPGA-Research / byteman
  Bitstream relocation and manipulation tool.
  ☆45Updated 2 years ago
• efabless / caravel_user_project_analog
  ☆46Updated 3 months ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆135Updated 3 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆145Updated this week
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆120Updated 8 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆137Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆151Updated 3 months ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆86Updated 10 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆43Updated 4 months ago