Alternatives and similar repositories for vlsiffra

Users that are interested in vlsiffra are comparing it to the libraries listed below

• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆109Updated last month
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆105Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 2 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆151Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆135Updated this week
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆144Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 8 months ago
• efabless / sky130_sram_macros_old
  ☆37Updated 3 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆201Updated 4 months ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆137Updated 3 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated this week
• pieter3d / simview
  ☆79Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆93Updated this week
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆139Updated 2 years ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆114Updated 3 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆88Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆65Updated 3 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆71Updated 2 weeks ago
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• pulp-platform / svase
  ☆32Updated 6 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆57Updated 7 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• chipsalliance / uvm-verilator
  ☆96Updated last year
• bsc-loca / sargantana
  ☆105Updated last month
• pulp-platform / cheshire-ihp130-o
  ☆47Updated 3 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆137Updated 3 weeks ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆71Updated 10 months ago
• taneroksuz / fpu
  IEEE 754 single and double precision floating point library in systemverilog and vhdl
  ☆67Updated 6 months ago