antonblanchard / vlsiffraLinks
Create fast and efficient standard cell based adders, multipliers and multiply-adders.
☆118Updated 2 years ago
Alternatives and similar repositories for vlsiffra
Users that are interested in vlsiffra are comparing it to the libraries listed below
Sorting:
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- SystemVerilog frontend for Yosys☆166Updated this week
- ☆85Updated last week
- An automatic clock gating utility☆50Updated 6 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- ☆84Updated 2 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Fabric generator and CAD tools.☆197Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- ☆38Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- ☆57Updated 6 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- ☆32Updated 9 months ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- WAL enables programmable waveform analysis.☆157Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- RISC-V Nox core☆68Updated 3 months ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- ☆99Updated 2 years ago
- ☆108Updated 2 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago