antonblanchard / vlsiffraLinks
Create fast and efficient standard cell based adders, multipliers and multiply-adders.
☆117Updated last year
Alternatives and similar repositories for vlsiffra
Users that are interested in vlsiffra are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- An automatic clock gating utility☆50Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- SystemVerilog frontend for Yosys☆151Updated last week
- ☆107Updated last week
- ☆79Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- SystemVerilog synthesis tool☆208Updated 5 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- ☆83Updated 2 years ago
- RISC-V Nox core☆68Updated last month
- ☆49Updated 4 months ago
- FPGA tool performance profiling☆102Updated last year
- Fabric generator and CAD tools.☆193Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- SpinalHDL Hardware Math Library☆89Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- ☆38Updated 3 years ago
- ASIC implementation flow infrastructure☆80Updated this week
- ☆32Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- Announcements related to Verilator☆39Updated 5 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆132Updated this week