Create fast and efficient standard cell based adders, multipliers and multiply-adders.
☆123Sep 20, 2023Updated 3 years ago
Alternatives and similar repositories for vlsiffra
Users that are interested in vlsiffra are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated 8 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆174Nov 10, 2025Updated 11 months ago
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 8 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆377Dec 2, 2025Updated 10 months ago
- Modular hardware build system☆1,233Updated this week
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- Characterizer☆39Aug 26, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,155Updated this week
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- ☆39Apr 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆850Updated this week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆26Jul 7, 2024Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 4 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- ☆17Aug 16, 2023Updated 3 years ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- ☆38Dec 29, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆530May 31, 2023Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆365Oct 22, 2025Updated 11 months ago