mattvenn / librelane_summaryLinks
☆26Updated 3 months ago
Alternatives and similar repositories for librelane_summary
Users that are interested in librelane_summary are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆43Updated 3 years ago
- ☆13Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- Characterizer☆30Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 9 months ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆38Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated this week
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- An open-source HDL register code generator fast enough to run in real time.☆78Updated last week
- Open-source PDK version manager☆33Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆30Updated last year
- Home of the open-source EDA course.☆51Updated 6 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- ☆19Updated 2 weeks ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 7 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 5 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- An automatic clock gating utility☆51Updated 8 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago