mattvenn / librelane_summaryLinks
☆24Updated last month
Alternatives and similar repositories for librelane_summary
Users that are interested in librelane_summary are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆43Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Characterizer☆30Updated 2 months ago
- ☆38Updated 3 years ago
- Home of the open-source EDA course.☆46Updated 4 months ago
- ☆12Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- ☆84Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 5 months ago