☆26Sep 3, 2025Updated 6 months ago
Alternatives and similar repositories for librelane_summary
Users that are interested in librelane_summary are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- ☆12Jan 25, 2023Updated 3 years ago
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- ☆15May 23, 2024Updated last year
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 4 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- ☆13May 11, 2022Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 19, 2026Updated 2 weeks ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Flip flop setup, hold & metastability explorer tool☆52Oct 28, 2022Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 6 months ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- ☆24Dec 8, 2021Updated 4 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- Learn FPGAs by building interesting hardware projects.☆25Apr 25, 2022Updated 3 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Demo board for TT04 and beyond☆31Jan 12, 2026Updated last month