ASU-VDA-Lab / ASP-DAC24-TutorialLinks
This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
☆51Updated 5 months ago
Alternatives and similar repositories for ASP-DAC24-Tutorial
Users that are interested in ASP-DAC24-Tutorial are comparing it to the libraries listed below
Sorting:
- ☆77Updated 3 weeks ago
- ☆31Updated 3 years ago
- ☆86Updated 3 weeks ago
- ☆73Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Artificial Netlist Generator☆39Updated last year
- ☆30Updated last year
- ☆25Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- ☆44Updated last year
- ☆52Updated last month
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- DATC RDF☆51Updated 4 years ago
- ☆23Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- IDEA project source files☆107Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆50Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- EDA physical synthesis optimization kit☆59Updated last year
- Datasets for EDA LLM research☆30Updated 6 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆271Updated 2 months ago