ASU-VDA-Lab / ASP-DAC24-TutorialLinks
This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024
☆51Updated 7 months ago
Alternatives and similar repositories for ASP-DAC24-Tutorial
Users that are interested in ASP-DAC24-Tutorial are comparing it to the libraries listed below
Sorting:
- ☆31Updated 3 years ago
- ☆74Updated 2 months ago
- ☆31Updated last year
- ☆85Updated 2 months ago
- ☆89Updated 2 months ago
- ☆53Updated 2 months ago
- Artificial Netlist Generator☆40Updated last year
- ☆23Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Circuit release of the MAGICAL project☆36Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆45Updated 2 months ago
- ☆45Updated last year
- ☆53Updated 2 months ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- DATC RDF☆50Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- ☆24Updated last year
- Datasets for EDA LLM research☆32Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 4 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated 2 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆148Updated 2 years ago