☆40Sep 30, 2025Updated last year
Alternatives and similar repositories for NanGate45-Synopsys-Enablement
Users that are interested in NanGate45-Synopsys-Enablement are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆102Jun 24, 2025Updated last year
- Power grid analysis☆23Aug 5, 2020Updated 6 years ago
- ☆61Apr 8, 2024Updated 2 years ago
- The first version of TritonPart☆39Jul 25, 2026Updated 2 months ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆84Apr 30, 2026Updated 5 months ago
- ☆10Dec 12, 2023Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆18Jun 3, 2023Updated 3 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆251Mar 8, 2020Updated 6 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 5 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆34May 24, 2025Updated last year
- ☆43May 8, 2025Updated last year
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆354Sep 30, 2026Updated last week
- Mirror of the Si2 LEF/DEF parser (v5.8)☆23Sep 15, 2026Updated 3 weeks ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆28Jan 27, 2023Updated 3 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆19Dec 1, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)