ABKGroup / NanGate45-Synopsys-EnablementLinks
☆26Updated 2 months ago
Alternatives and similar repositories for NanGate45-Synopsys-Enablement
Users that are interested in NanGate45-Synopsys-Enablement are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Artificial Netlist Generator☆45Updated last year
- Machine Generated Analog IC Layout☆262Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆17Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- GT3 PDK☆18Updated last month
- ☆48Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆59Updated 11 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆290Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆53Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆164Updated 7 months ago
- ☆217Updated 9 months ago
- The first version of TritonPart☆30Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 5 months ago
- ☆323Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆73Updated 6 months ago
- ☆39Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆134Updated last year
- ☆20Updated 11 months ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated last year
- ☆58Updated 4 years ago
- EPFL logic synthesis benchmarks☆223Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 2 weeks ago