ABKGroup / NanGate45-Synopsys-EnablementLinks
☆26Updated 3 months ago
Alternatives and similar repositories for NanGate45-Synopsys-Enablement
Users that are interested in NanGate45-Synopsys-Enablement are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- ☆48Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- The first version of TritonPart☆31Updated 2 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆26Updated this week
- Artificial Netlist Generator☆46Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago
- ☆35Updated 5 years ago
- Machine Generated Analog IC Layout☆263Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated 11 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆23Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆295Updated this week
- ☆25Updated last year
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆31Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆76Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆66Updated 7 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- GT3 PDK☆18Updated last month
- ☆32Updated 2 years ago