ABKGroup / NanGate45-Synopsys-EnablementLinks
☆23Updated last month
Alternatives and similar repositories for NanGate45-Synopsys-Enablement
Users that are interested in NanGate45-Synopsys-Enablement are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- Artificial Netlist Generator☆44Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆32Updated 2 years ago
- ☆47Updated last year
- RePlAce global placement tool☆240Updated 5 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆284Updated last month
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- ☆34Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 4 months ago
- Machine Generated Analog IC Layout☆257Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- The first version of TritonPart☆29Updated last year
- ☆202Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆319Updated 4 months ago
- GT3 PDK☆18Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆159Updated 6 months ago
- ☆12Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆106Updated last year
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆16Updated 8 months ago
- EPFL logic synthesis benchmarks☆214Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 2 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆415Updated 3 months ago