ASU-VDA-Lab / ML-for-IR-dropLinks
These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction
☆16Updated last year
Alternatives and similar repositories for ML-for-IR-drop
Users that are interested in ML-for-IR-drop are comparing it to the libraries listed below
Sorting:
- A parallel global router using the Galois framework☆30Updated 2 years ago
- Python iterface for Cadence LEF/DEF parser.☆30Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- ☆91Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- ☆49Updated last year
- ☆20Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- Artificial Netlist Generator☆46Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- ☆48Updated 2 years ago
- ☆61Updated 4 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- ☆32Updated 4 years ago
- Parser for LEF library files☆38Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- RePlAce global placement tool☆246Updated 5 years ago
- ☆26Updated last year
- Timing prediction dataset download and instructions.☆16Updated 2 years ago
- Machine Generated Analog IC Layout☆264Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Updated last year
- ☆29Updated 2 years ago