☆18Apr 19, 2026Updated last week
Alternatives and similar repositories for MLCAD25-Contest-Scripts-Benchmarks
Users that are interested in MLCAD25-Contest-Scripts-Benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEC - Logic Equivalence Checking - Formal Verification☆38Apr 24, 2026Updated last week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆42Apr 10, 2026Updated 3 weeks ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆56Jan 19, 2025Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated 10 months ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Nov 7, 2024Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- ☆13Mar 7, 2024Updated 2 years ago
- ☆11Mar 3, 2025Updated last year
- ☆10Apr 8, 2025Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆37Apr 13, 2025Updated last year
- RTLMeter benchmark suite☆31Apr 14, 2026Updated 2 weeks ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A standalone structural (gate-level) verilog parser☆40Mar 20, 2026Updated last month
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆51May 21, 2025Updated 11 months ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated last month
- ☆11Jan 19, 2024Updated 2 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- Custom ASIC Design for SHA-256☆13Nov 22, 2025Updated 5 months ago
- benchmarking e-graph extraction☆52Feb 2, 2026Updated 3 months ago
- ☆21May 25, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 9 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- The top three SAT solvers of 2021: kissat-MAB, lstech_maple, and kissat_gb.☆22Mar 15, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Parse FSDB waveform files☆22Apr 13, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆20Jan 13, 2025Updated last year
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Symbolic Geometric Algebra with E-Graphs☆20Oct 11, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 11 months ago
- egraph <-> json☆17Dec 29, 2025Updated 4 months ago