☆16Oct 9, 2025Updated 4 months ago
Alternatives and similar repositories for MLCAD25-Contest-Scripts-Benchmarks
Users that are interested in MLCAD25-Contest-Scripts-Benchmarks are comparing it to the libraries listed below
Sorting:
- LEC - Logic Equivalence Checking - Formal Verification☆32Feb 23, 2026Updated last week
- ☆12Mar 7, 2024Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 5 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated 2 months ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 2 weeks ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- ☆25Nov 7, 2024Updated last year
- ☆31Oct 12, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Cross-platform Python client for the CodeReef.ai portal to manage portable workflows, reusable automation actions, software detection plu…☆11Mar 27, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- ☆44May 18, 2024Updated last year
- This project attempts to classify the entries in the Microsoft Malware Classification Challenge dataset using random forests.☆11Dec 22, 2016Updated 9 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- benchmarking e-graph extraction☆50Feb 2, 2026Updated last month
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆44May 21, 2025Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Neural machine translation with Recurrent Deterministic Policy Gradient☆10Aug 18, 2016Updated 9 years ago
- A new language for optimization☆13May 17, 2021Updated 4 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 3 months ago
- The first large scale formally verified reasoning dataset for Verilog☆19May 16, 2025Updated 9 months ago
- annotated bibliography on approximate computing☆10Jan 16, 2016Updated 10 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Repository of free educational resources for learning artificial intelligence☆13Jan 24, 2022Updated 4 years ago
- ☆12Apr 25, 2025Updated 10 months ago
- ☆11Jan 19, 2026Updated last month
- ECE 264 Advanced C Programming☆17Apr 10, 2019Updated 6 years ago
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- I'm making a Github Pages repo!☆10Jun 8, 2016Updated 9 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago