☆17Apr 19, 2026Updated 2 months ago
Alternatives and similar repositories for MLCAD25-Contest-Scripts-Benchmarks
Users that are interested in MLCAD25-Contest-Scripts-Benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LEC - Logic Equivalence Checking - Formal Verification☆49Updated this week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆44Apr 10, 2026Updated 2 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆55Jan 19, 2025Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆26Nov 7, 2024Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 4 months ago
- ☆13Mar 7, 2024Updated 2 years ago
- ☆11Mar 3, 2025Updated last year
- ☆11Apr 8, 2025Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆18May 14, 2020Updated 6 years ago
- RTLMeter benchmark suite☆31Jun 24, 2026Updated last week
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆18Feb 22, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 3 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆55May 21, 2025Updated last year
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆16Apr 1, 2026Updated 3 months ago
- ☆11Jan 19, 2024Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- ☆18Apr 8, 2023Updated 3 years ago
- benchmarking e-graph extraction☆54Feb 2, 2026Updated 5 months ago
- ☆22May 25, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated 11 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- The top three SAT solvers of 2021: kissat-MAB, lstech_maple, and kissat_gb.☆22Mar 15, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Jun 7, 2026Updated 3 weeks ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- [NeurIPS 2023] Implementation of "Transformers over Directed Acyclic Graphs"☆84May 19, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Parse FSDB waveform files☆23Apr 13, 2026Updated 2 months ago
- ☆21Jan 13, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year