ASU-VDA-Lab / ECO-CHIPLinks
☆11Updated 11 months ago
Alternatives and similar repositories for ECO-CHIP
Users that are interested in ECO-CHIP are comparing it to the libraries listed below
Sorting:
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆23Updated last year
- ☆40Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆149Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- A list of our chiplet simulaters☆48Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- The first version of TritonPart☆31Updated 2 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- ☆55Updated 8 months ago
- ☆95Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆75Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- ☆31Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆18Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆62Updated 10 months ago