daeyeon22 / artificial_netlist_generator
Artificial Netlist Generator
☆36Updated 11 months ago
Alternatives and similar repositories for artificial_netlist_generator:
Users that are interested in artificial_netlist_generator are comparing it to the libraries listed below
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 6 months ago
- ☆28Updated last year
- ☆24Updated last year
- Analog Placement Quality Prediction☆20Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 3 months ago
- ☆15Updated 3 years ago
- ☆22Updated 8 months ago
- ☆29Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year
- ☆28Updated 4 years ago
- ☆52Updated 3 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- ☆17Updated last year
- ☆28Updated 3 years ago
- ☆44Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆39Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆13Updated last year
- DATC RDF☆49Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 4 months ago
- Timing prediction dataset download and instructions.☆13Updated last year
- GPU-based logic synthesis tool☆81Updated 7 months ago
- ☆25Updated 10 months ago
- The first version of TritonPart☆24Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆122Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- ☆31Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month