daeyeon22 / artificial_netlist_generatorLinks
Artificial Netlist Generator
☆46Updated last year
Alternatives and similar repositories for artificial_netlist_generator
Users that are interested in artificial_netlist_generator are comparing it to the libraries listed below
Sorting:
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- ☆69Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 5 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last month
- ☆32Updated 4 years ago
- ☆24Updated last year
- ☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- ☆32Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated this week
- ☆77Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆59Updated 6 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆18Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- ☆90Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆31Updated 2 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆66Updated 7 months ago
- ☆26Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- EPFL logic synthesis benchmarks☆223Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆72Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago