daeyeon22 / artificial_netlist_generatorLinks
Artificial Netlist Generator
☆39Updated last year
Alternatives and similar repositories for artificial_netlist_generator
Users that are interested in artificial_netlist_generator are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆16Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆28Updated last year
- ☆24Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Analog Placement Quality Prediction☆21Updated 2 years ago
- ☆23Updated 6 months ago
- The first version of TritonPart☆26Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated 2 weeks ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- ☆31Updated 3 years ago
- ☆56Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- ☆44Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- ☆44Updated this week
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆68Updated this week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆29Updated last year
- ☆30Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- DATC RDF☆50Updated 4 years ago