Artificial Netlist Generator
☆46Mar 19, 2024Updated last year
Alternatives and similar repositories for artificial_netlist_generator
Users that are interested in artificial_netlist_generator are comparing it to the libraries listed below
Sorting:
- OpenROAD's Chatbot Assistant☆34Updated this week
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆79Jan 15, 2026Updated last month
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆451Jul 17, 2025Updated 7 months ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- ☆98Jun 24, 2025Updated 8 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆303Jan 5, 2026Updated 2 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Jan 26, 2023Updated 3 years ago
- ☆15Aug 8, 2024Updated last year
- ☆16Jan 17, 2023Updated 3 years ago
- ☆51Apr 8, 2024Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- ☆14Jun 12, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆34Oct 10, 2023Updated 2 years ago
- ☆15Jun 30, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆19Feb 12, 2018Updated 8 years ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated last week
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆291Nov 23, 2025Updated 3 months ago
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago
- ☆83Jan 5, 2026Updated 2 months ago
- MLIR+EqSat☆26Jan 10, 2026Updated last month
- ☆31Oct 12, 2023Updated 2 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- ☆16Feb 9, 2022Updated 4 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- ☆14Jan 7, 2023Updated 3 years ago
- [NeurIPS 2023] CircuitFormer: Circuit as Set of Points☆38Nov 22, 2023Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆575Updated this week
- ☆158Jul 12, 2023Updated 2 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 2 months ago