☆27Apr 28, 2020Updated 5 years ago
Alternatives and similar repositories for column-combine
Users that are interested in column-combine are comparing it to the libraries listed below
Sorting:
- ☆10Jun 28, 2019Updated 6 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆11Mar 9, 2022Updated 4 years ago
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆10Dec 20, 2021Updated 4 years ago
- Multiple 1-stencil implementations using nvidia cuda.☆13Dec 2, 2017Updated 8 years ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- ☆377May 11, 2023Updated 2 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- ☆13Aug 1, 2024Updated last year
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Jun 21, 2019Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆234Aug 24, 2020Updated 5 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆14Nov 23, 2024Updated last year
- ☆14Mar 4, 2015Updated 11 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- ☆35Mar 1, 2019Updated 7 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated 2 weeks ago
- ☆19Dec 3, 2019Updated 6 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- Artifact for PPoPP20 "Understanding and Bridging the Gaps in Current GNN Performance Optimizations"☆41Nov 16, 2021Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆116Apr 9, 2025Updated 11 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆79Jun 29, 2022Updated 3 years ago
- Sparse-dense matrix-matrix multiplication on GPUs☆14Oct 15, 2018Updated 7 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago