SFU-HiAccel / pastaLinks
[FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs
☆12Updated 7 months ago
Alternatives and similar repositories for pasta
Users that are interested in pasta are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- DATuner Repository☆17Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- CGRA framework with vectorization support.☆43Updated last week
- ☆90Updated last week
- Floating point modules for CHISEL☆32Updated 11 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- ☆87Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- ☆65Updated 5 years ago
- ☆62Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- ☆65Updated 9 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆27Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆15Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 4 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago