SFU-HiAccel / pastaLinks
[FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs
☆12Updated 2 months ago
Alternatives and similar repositories for pasta
Users that are interested in pasta are comparing it to the libraries listed below
Sorting:
- A graph linear algebra overlay☆51Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- CGRA framework with vectorization support.☆35Updated last week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- DATuner Repository☆18Updated 7 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆76Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ☆63Updated 4 months ago
- ☆15Updated 4 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- ☆30Updated 6 years ago
- ☆25Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆16Updated 5 years ago
- ☆16Updated 2 years ago
- ☆87Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆68Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- ☆40Updated last year
- ☆61Updated this week
- ☆29Updated 7 years ago