GATECH-EIC / TinyML-Contest-SolutionLinks
☆11Updated 2 years ago
Alternatives and similar repositories for TinyML-Contest-Solution
Users that are interested in TinyML-Contest-Solution are comparing it to the libraries listed below
Sorting:
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆14Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- ☆26Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 10 months ago
- ☆14Updated 4 months ago
- Open-source of MSD framework☆16Updated last year
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆24Updated 3 years ago
- ☆30Updated 8 months ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆44Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 5 years ago
- ☆21Updated 2 years ago
- ☆16Updated 3 years ago
- ☆11Updated 2 years ago
- ☆25Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆80Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- ☆30Updated 3 years ago
- 可运行☆35Updated 3 years ago
- bitfusion verilog implementation☆10Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆44Updated last year
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆122Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated 11 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 5 months ago