ymherklotz / verismithLinks
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆112Updated 3 months ago
Alternatives and similar repositories for verismith
Users that are interested in verismith are comparing it to the libraries listed below
Sorting:
- ☆103Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆86Updated last week
- Main page☆128Updated 5 years ago
- Hardware generator debugger☆76Updated last year
- Equivalence checking with Yosys☆45Updated last week
- high-performance RTL simulator☆175Updated last year
- RISC-V Formal Verification Framework☆147Updated last week
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 3 weeks ago
- ☆23Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- A tool for synthesizing Verilog programs☆100Updated 2 weeks ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- SystemVerilog frontend for Yosys☆157Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆108Updated 9 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Python wrapper for verilator model☆88Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- ILA Model Database☆23Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago