Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆120May 14, 2025Updated 10 months ago
Alternatives and similar repositories for verismith
Users that are interested in verismith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 2 months ago
- The Good Data Movement manifesto.☆14Nov 18, 2019Updated 6 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 3 months ago
- ☆10Oct 26, 2016Updated 9 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PicoRV☆43Feb 19, 2020Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 2 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Build Customized FPGA Implementations for Vivado☆365Updated this week
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆111Mar 9, 2024Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆35Apr 13, 2025Updated 11 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,146Updated this week
- ☆11May 12, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Jan 20, 2023Updated 3 years ago
- SystemVerilog compiler and language services☆1,002Updated this week
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- An Open-source FPGA IP Generator☆1,073Apr 3, 2026Updated last week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated last week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- On the Effects of Quantisation on Model Uncertainty in Bayesian Neural Networks☆18Apr 8, 2024Updated 2 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- ☆30Oct 4, 2017Updated 8 years ago