ymherklotz / verismithLinks
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆115Updated 5 months ago
Alternatives and similar repositories for verismith
Users that are interested in verismith are comparing it to the libraries listed below
Sorting:
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Hardware generator debugger☆76Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- ☆104Updated 3 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- RISC-V Formal Verification Framework☆156Updated last week
- Main page☆128Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆23Updated 4 years ago
- high-performance RTL simulator☆180Updated last year
- SystemVerilog frontend for Yosys☆166Updated this week
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- A time-predictable processor for mixed-criticality systems☆58Updated 11 months ago
- Open-source RTL logic simulator with CUDA acceleration☆222Updated 3 weeks ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 5 months ago
- Python wrapper for verilator model☆90Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆226Updated this week
- ILA Model Database☆23Updated 5 years ago
- The specification for the FIRRTL language☆62Updated this week
- A tool for synthesizing Verilog programs☆103Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 7 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Debuggable hardware generator☆70Updated 2 years ago