ymherklotz / verismith
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆103Updated 5 months ago
Alternatives and similar repositories for verismith:
Users that are interested in verismith are comparing it to the libraries listed below
- ☆102Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- SystemVerilog frontend for Yosys☆100Updated last week
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An automatic clock gating utility☆47Updated 3 weeks ago
- Hardware generator debugger☆73Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- Next generation CGRA generator☆111Updated this week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Equivalence checking with Yosys☆42Updated 3 weeks ago
- high-performance RTL simulator☆157Updated 10 months ago
- Mutation Cover with Yosys (MCY)☆80Updated last week
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- ☆55Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated 3 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆120Updated 10 months ago
- Python wrapper for verilator model☆82Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆92Updated this week
- A dynamic verification library for Chisel.☆148Updated 5 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆136Updated 7 months ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆64Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆36Updated 2 years ago
- Main page☆126Updated 5 years ago