ymherklotz / verismith
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆93Updated last month
Related projects: ⓘ
- ☆99Updated 2 years ago
- Hardware generator debugger☆71Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆115Updated 3 months ago
- ☆23Updated 3 years ago
- Python wrapper for verilator model☆76Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆96Updated 4 years ago
- RISC-V Formal Verification Framework☆95Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated last month
- high-performance RTL simulator☆129Updated 3 months ago
- ☆65Updated last year
- ☆51Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆118Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆87Updated 5 months ago
- Next generation CGRA generator☆104Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆193Updated last month
- Main page☆127Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated 4 months ago
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- (System)Verilog to Chisel translator☆102Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆76Updated 2 weeks ago
- A SystemVerilog source file pickler.☆49Updated 9 months ago
- Chisel components for FPGA projects☆114Updated last year
- Bluespec BSV HLHDL tutorial☆92Updated 8 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆70Updated 8 years ago