ymherklotz / verismith
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆96Updated last week
Related projects ⓘ
Alternatives and complementary repositories for verismith
- Hardware generator debugger☆71Updated 9 months ago
- ☆101Updated 2 years ago
- RISC-V Formal Verification Framework☆111Updated last month
- ☆52Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- high-performance RTL simulator☆140Updated 5 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- Main page☆125Updated 4 years ago
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- Mutation Cover with Yosys (MCY)☆77Updated 2 weeks ago
- A SystemVerilog source file pickler.☆51Updated last month
- ☆66Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆118Updated 5 months ago
- An automatic clock gating utility☆43Updated 4 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- slang-based frontend for Yosys☆43Updated this week
- FuseSoC standard core library☆115Updated last month
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆64Updated this week