Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆125May 14, 2025Updated last year
Alternatives and similar repositories for verismith
Users that are interested in verismith are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- The Good Data Movement manifesto.☆15Nov 18, 2019Updated 6 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- ☆10Oct 26, 2016Updated 10 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA synthesis tool powered by program synthesis☆57Dec 15, 2025Updated 10 months ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- ☆11Updated this week
- ☆13Jan 20, 2023Updated 3 years ago
- gHyPart: GPU-friendly End-to-End Hypergraph Partitioner☆12Feb 6, 2025Updated last year
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Aug 17, 2026Updated 2 months ago
- ☆12Updated this week
- SystemVerilog compiler and language services☆1,174Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,249Updated this week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆12Feb 25, 2026Updated 8 months ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- ☆106Jun 27, 2022Updated 4 years ago