ymherklotz / verismithView external linksLinks
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆119May 14, 2025Updated 9 months ago
Alternatives and similar repositories for verismith
Users that are interested in verismith are comparing it to the libraries listed below
Sorting:
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Jan 29, 2026Updated 2 weeks ago
- The Good Data Movement manifesto.☆14Nov 18, 2019Updated 6 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- FPGA synthesis tool powered by program synthesis☆54Dec 15, 2025Updated 2 months ago
- ☆104Jun 27, 2022Updated 3 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- SystemVerilog compiler and language services☆948Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- ☆10Oct 26, 2016Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- SystemVerilog frontend for Yosys☆198Feb 8, 2026Updated last week
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- ☆11May 12, 2025Updated 9 months ago
- An Open-source FPGA IP Generator☆1,047Feb 8, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Updated this week
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- work in progress, playing around with btor2 in rust☆12Feb 6, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆20Jun 23, 2024Updated last year
- An abstraction library for interfacing EDA tools☆750Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Feb 9, 2026Updated last week
- Fabric generator and CAD tools.☆217Feb 7, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year