ymherklotz / verismithLinks
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
☆116Updated 7 months ago
Alternatives and similar repositories for verismith
Users that are interested in verismith are comparing it to the libraries listed below
Sorting:
- ☆104Updated 3 years ago
- Hardware generator debugger☆77Updated last year
- Main page☆129Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- ☆23Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- RISC-V Formal Verification Framework☆175Updated this week
- high-performance RTL simulator☆184Updated last year
- Mutation Cover with Yosys (MCY)☆89Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- Debuggable hardware generator☆70Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Equivalence checking with Yosys☆54Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- An automatic clock gating utility☆51Updated 8 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- design and verification of asynchronous circuits☆42Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Bluespec BSV HLHDL tutorial☆111Updated 9 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Testing processors with Random Instruction Generation☆50Updated last month
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago