A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accomplish a complete project for FPGA High-Level Synthesis with it.
☆104Jun 17, 2022Updated 3 years ago
Alternatives and similar repositories for LLVM-9.0-Learner-Tutorial
Users that are interested in LLVM-9.0-Learner-Tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- RISC-V 32i Pipeline CPU and Assembler☆19May 6, 2022Updated 4 years ago
- Spectre variant 1 exploitation via PRIME+PROBE☆10May 22, 2019Updated 7 years ago
- outline and links for PLDI 2022 tutorial☆17Jun 13, 2022Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- A collection of out-of-tree LLVM passes for teaching and learning☆3,395May 17, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 5 months ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago
- A collection of code based on LLVM/Clang compilation libraries and tools☆39Jan 15, 2020Updated 6 years ago
- ILAng documentation☆10Nov 2, 2025Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A blog for LLVM(v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM.☆14Jun 17, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- clang & llvm examples, e.g. AST Interpreter, Function Pointer Analysis, Value Range Analysis, Data-Flow Analysis, Andersen Pointer Analys…☆278Apr 16, 2022Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆48May 18, 2024Updated 2 years ago
- Tutorial for LLVM Dev Conference 2019.☆15Oct 23, 2019Updated 6 years ago
- ☆17May 4, 2026Updated 3 weeks ago
- ☆19Dec 21, 2020Updated 5 years ago
- UCSD CSE231 Advanced Compiler - LLVM project☆12Mar 28, 2017Updated 9 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- egraph <-> json☆17Dec 29, 2025Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆14Aug 5, 2024Updated last year
- ☆11Oct 28, 2021Updated 4 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- HLS for Networks-on-Chip☆41Feb 18, 2021Updated 5 years ago
- An LLVM-based instrumentation tool for universal taint tracking, dataflow analysis, and tracing.☆592Feb 20, 2026Updated 3 months ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- ☆18Feb 3, 2022Updated 4 years ago