Hardware Snappy decompressor
☆12Sep 11, 2024Updated 2 years ago
Alternatives and similar repositories for vhsnunzip
Users that are interested in vhsnunzip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 8, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 months ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- A small tool to read & write device registers☆35Sep 12, 2026Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆77Aug 29, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.☆18Jul 10, 2015Updated 11 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- Absolute encoder VHDL core☆21Feb 3, 2017Updated 9 years ago
- Fletcher: A framework to integrate FPGA accelerators with Apache Arrow☆235Jun 5, 2026Updated 4 months ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- ☆33Jul 15, 2026Updated 3 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 2 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Updated this week
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Exercise in performance optimization on Intel Architecture, including Intel Xeon Phi processors☆10May 14, 2016Updated 10 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago