chipsalliance / caliptra-ssLinks
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
☆19Updated this week
Alternatives and similar repositories for caliptra-ss
Users that are interested in caliptra-ss are comparing it to the libraries listed below
Sorting:
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- APB UVC ported to Verilator☆11Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- HW Design Collateral for Caliptra RoT IP☆93Updated this week
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- ☆13Updated 10 years ago
- ☆29Updated last month
- IOPMP IP☆18Updated 2 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆14Updated this week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆14Updated this week
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated this week
- Open-Channel Open-Way Flash Controller☆16Updated 3 years ago
- ☆10Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- APB Logic☆18Updated 5 months ago
- Platform Level Interrupt Controller☆40Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- ☆20Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago