chipsalliance / caliptra-ssView external linksLinks
HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
☆38Updated this week
Alternatives and similar repositories for caliptra-ss
Users that are interested in caliptra-ss are comparing it to the libraries listed below
Sorting:
- HW Design Collateral for Caliptra RoT IP☆128Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆44Updated this week
- ☆44Updated this week
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆12Jun 9, 2023Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Universal Memory Interface (UMI)☆157Updated this week
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 3 years ago
- Caliptra MCU Software☆22Updated this week
- ESnet general-purpose FPGA design library.☆14Updated this week
- ☆18Jul 3, 2025Updated 7 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 3 months ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆30Dec 11, 2025Updated 2 months ago
- Hardware Description Language Translator☆18Jan 27, 2026Updated 2 weeks ago
- ☆18Aug 26, 2016Updated 9 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- ☆21Dec 19, 2025Updated last month
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆29Nov 3, 2025Updated 3 months ago