HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.
☆47Jul 3, 2026Updated this week
Alternatives and similar repositories for caliptra-ss
Users that are interested in caliptra-ss are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Design Collateral for Caliptra RoT IP☆145Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Caliptra MCU Software☆36Updated this week
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆57Jul 1, 2026Updated last week
- ☆53Jun 30, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆158Jul 2, 2026Updated last week
- ☆22Jun 23, 2026Updated 2 weeks ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆33Dec 11, 2025Updated 6 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 8 months ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆57Mar 1, 2026Updated 4 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bitmap Processing Library & AXI-Stream Video Image VIP☆37Apr 11, 2022Updated 4 years ago
- ☆18Jul 3, 2025Updated last year
- Caliptra IP and firmware for integrated Root of Trust block☆434Updated this week
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆16May 29, 2026Updated last month
- Flexible PCB designed to interface Allied Vision embedded vision cameras that feature MIPI CSI-2 with a range of hardware platforms by An…☆12Aug 7, 2023Updated 2 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- IO expansion board compatible with Digilent Arty A7☆13Aug 7, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- An implementation of the NIST SP 800-90B tests, and related testing tools.☆18Feb 9, 2026Updated 4 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆25Jun 16, 2026Updated 3 weeks ago
- ☆18Aug 26, 2016Updated 9 years ago
- Entity Attestation Token IETF Draft Standard☆20Apr 15, 2025Updated last year
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Security Project☆106Apr 9, 2026Updated 3 months ago
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆24Jun 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ESnet general-purpose FPGA design library.☆14Jun 24, 2026Updated 2 weeks ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- RISC-V GPGPU☆38Mar 6, 2020Updated 6 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 30, 2026Updated last week