aicodix / iraLinks
SISO vector decoder for IRA-LDPC codes in VHDL
☆11Updated 3 years ago
Alternatives and similar repositories for ira
Users that are interested in ira are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆78Updated 2 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- ☆18Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆56Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- The implementation of AD9371 on KC705☆20Updated 5 months ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 3 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 8 months ago
- ☆27Updated 8 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- ☆19Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆40Updated 7 years ago
- ☆33Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Updated 6 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Updated 9 years ago