aicodix / iraLinks
SISO vector decoder for IRA-LDPC codes in VHDL
☆11Updated 2 years ago
Alternatives and similar repositories for ira
Users that are interested in ira are comparing it to the libraries listed below
Sorting:
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- ☆32Updated 2 years ago
- Repository containing the DSP gateware cores☆13Updated 8 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- ☆15Updated 3 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- ☆17Updated 2 years ago
- LDPC decoders for ARM processor☆11Updated 3 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- ☆27Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 3 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- ☆22Updated 8 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago