aicodix / iraLinks
SISO vector decoder for IRA-LDPC codes in VHDL
☆12Updated 3 years ago
Alternatives and similar repositories for ira
Users that are interested in ira are comparing it to the libraries listed below
Sorting:
- LDPC decoders for ARM processor☆12Updated 4 years ago
- MATLAB toolbox for ADI high speed converter products☆26Updated 2 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- The source codes of the fast x86 LDPC decoder published☆29Updated 5 years ago
- Lime Digital Signal Processing☆28Updated 2 months ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆26Updated 4 years ago
- MATLAB toolbox for ADI transceiver products☆64Updated 3 weeks ago
- Playground for implementing LDPC codes on FPGA☆17Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Updated 10 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Updated last week
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- ☆27Updated 8 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24Updated 5 years ago
- Playing with Low-density parity-check codes☆99Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Updated 3 years ago
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆68Updated 5 months ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆112Updated last week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- ☆18Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- MATLAB-based FIR filter design☆62Updated last year
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 7 months ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago