aicodix / iraLinks
SISO vector decoder for IRA-LDPC codes in VHDL
☆11Updated 3 years ago
Alternatives and similar repositories for ira
Users that are interested in ira are comparing it to the libraries listed below
Sorting:
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- ☆19Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- LDPC decoders for ARM processor☆11Updated 4 years ago
- My code repositry for common use.☆23Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆22Updated 6 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 3 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- ☆16Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated 2 weeks ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Updated 9 years ago