Demo: how to create a custom EBRICK
☆28Nov 20, 2024Updated last year
Alternatives and similar repositories for ebrick-demo
Users that are interested in ebrick-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆162Aug 3, 2026Updated last week
- An open-source custom cache generator.☆37Mar 14, 2024Updated 2 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 7 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Analog Circuit Simulator☆25Sep 6, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆167Jul 29, 2026Updated 2 weeks ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆14Jul 23, 2025Updated last year
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Converts GDSII files to STL files.☆54Apr 22, 2020Updated 6 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- As defined in Lubotzky, Philips and Sarnak☆10Oct 25, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- ☆37Jul 23, 2026Updated 3 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Updated this week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- SiliconCompiler Design Gallery☆76Updated this week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆10Jun 2, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Python interface for cross-calling with HDL☆52Mar 14, 2026Updated 5 months ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- 🌎 Jep! multiplayer trivia online☆13Updated this week
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Digital logic benchmark suite☆82Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fast, Rust-based drop-in replacement for pathsim☆21Updated this week
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 3 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- A configurable RTL to bitstream FPGA toolchain☆63Updated this week
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago