Demo: how to create a custom EBRICK
☆26Nov 20, 2024Updated last year
Alternatives and similar repositories for ebrick-demo
Users that are interested in ebrick-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆160May 13, 2026Updated last month
- Elements Software Development Kit☆13Jan 8, 2026Updated 5 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆14Jul 23, 2025Updated 10 months ago
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open-source custom cache generator.☆36Mar 14, 2024Updated 2 years ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated last month
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Parametrized RTL benchmark suite☆26Feb 6, 2026Updated 4 months ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- As defined in Lubotzky, Philips and Sarnak☆10Oct 25, 2022Updated 3 years ago
- ☆15Oct 1, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal BASH framework☆15Feb 12, 2024Updated 2 years ago
- Converts GDSII files to STL files.☆55Apr 22, 2020Updated 6 years ago
- System on Module based on Microchip PolarFire MPFS250T SoC☆25Dec 11, 2025Updated 6 months ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆81Updated this week
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 3 months ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Tiny Tapeout GDS Online Viewer☆23Mar 16, 2026Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- SiliconCompiler Design Gallery☆65Updated this week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last month
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Feb 1, 2025Updated last year
- My study notes and hands-on projects for CUDA-based GPU programming☆12Dec 11, 2025Updated 6 months ago
- ☆23Oct 10, 2023Updated 2 years ago
- A configurable RTL to bitstream FPGA toolchain☆61Apr 24, 2026Updated last month
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago