Demo: how to create a custom EBRICK
☆30Nov 20, 2024Updated last year
Alternatives and similar repositories for ebrick-demo
Users that are interested in ebrick-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆167Updated this week
- An open-source custom cache generator.☆38Mar 14, 2024Updated 2 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 8 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Analog Circuit Simulator☆26Sep 6, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆15Jul 23, 2025Updated last year
- Converts GDSII files to STL files.☆53Apr 22, 2020Updated 6 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- ☆39Sep 10, 2026Updated 2 weeks ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆60Sep 19, 2026Updated last week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- SiliconCompiler Design Gallery☆78Sep 12, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆72Updated this week
- Python interface for cross-calling with HDL☆52Sep 15, 2026Updated last week
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- Solutions to Advent of Code☆11Dec 12, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Masked Ascon Software Implementations☆15May 3, 2022Updated 4 years ago
- DL-LA: Deep Learning Leakage Assessment. Source Code and Traces.☆19Nov 9, 2023Updated 2 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Digital logic benchmark suite☆88Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- System on Module based on Microchip PolarFire MPFS250T SoC☆30Dec 11, 2025Updated 9 months ago
- A fast, Rust-based drop-in replacement for pathsim☆23Updated this week
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 4 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated 2 years ago
- A configurable RTL to bitstream FPGA toolchain☆64Sep 4, 2026Updated 3 weeks ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago