Demo: how to create a custom EBRICK
☆26Nov 20, 2024Updated last year
Alternatives and similar repositories for ebrick-demo
Users that are interested in ebrick-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆158Apr 16, 2026Updated 2 weeks ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 3 months ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆14Jul 23, 2025Updated 9 months ago
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An open-source custom cache generator.☆35Mar 14, 2024Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Apr 3, 2026Updated last month
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆60Apr 24, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Converts GDSII files to STL files.☆54Apr 22, 2020Updated 6 years ago
- System on Module based on Microchip PolarFire MPFS250T SoC☆23Dec 11, 2025Updated 4 months ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆11Jun 2, 2017Updated 8 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- 🌎 Jep! multiplayer trivia online☆13Apr 7, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Tiny Tapeout GDS Online Viewer☆23Mar 16, 2026Updated last month
- Arduino-based oscilloscope☆14Sep 26, 2014Updated 11 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- How to set up OAuth 2.0 from MIT OpenID using Passport.js and selected guides on understanding OAuth 2.0.☆12Jan 21, 2018Updated 8 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SiliconCompiler Design Gallery☆64Apr 28, 2026Updated last week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last week
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Feb 1, 2025Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- ☆23Oct 10, 2023Updated 2 years ago