Demo: how to create a custom EBRICK
☆30Nov 20, 2024Updated last year
Alternatives and similar repositories for ebrick-demo
Users that are interested in ebrick-demo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Memory Interface (UMI)☆170Sep 28, 2026Updated 2 weeks ago
- An open-source custom cache generator.☆38Mar 14, 2024Updated 2 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆170Oct 9, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- This is a Python module for fitting impedance data to electrical models. It uses Lcapy to determine the impedance of arbitrary networks.☆15Jul 23, 2025Updated last year
- Converts GDSII files to STL files.☆55Apr 22, 2020Updated 6 years ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- ☆40Sep 10, 2026Updated last month
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- A minimal BASH framework☆15Feb 12, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- As defined in Lubotzky, Philips and Sarnak☆11Oct 25, 2022Updated 3 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated 3 weeks ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- SiliconCompiler Design Gallery☆79Oct 3, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 3 weeks ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆75Sep 22, 2026Updated 3 weeks ago
- An emulator of General Vision's CM1K neuromorphic chip, including modeling experiments using several popular public datasets☆10Jun 2, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python interface for cross-calling with HDL☆53Sep 15, 2026Updated last month
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- A "phase-fair" reader-writer spinlock☆11Jan 30, 2023Updated 3 years ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago
- Masked Ascon Software Implementations☆15May 3, 2022Updated 4 years ago
- My study notes and hands-on projects for CUDA-based GPU programming☆13Sep 27, 2026Updated 2 weeks ago
- DL-LA: Deep Learning Leakage Assessment. Source Code and Traces.☆19Nov 9, 2023Updated 2 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Arduino-based oscilloscope☆14Sep 26, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Digital logic benchmark suite☆89Sep 28, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 3 years ago
- System on Module based on Microchip PolarFire MPFS250T SoC☆34Dec 11, 2025Updated 10 months ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 5 months ago