Alternatives and similar repositories for churchroad:

Users that are interested in churchroad are comparing it to the libraries listed below

• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆10Updated 10 months ago
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 3 months ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆11Updated last month
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 3 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 3 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆43Updated this week
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆14Updated 5 months ago
• iscas-tis / CHA
  ☆19Updated 9 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆29Updated 9 months ago
• mgudemann / iimc
  ☆12Updated 7 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆22Updated last year
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 7 months ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated last week
• ymanerka / rtlcheck
  RTLCheck
  ☆21Updated 6 years ago
• philzook58 / eggmt
  Egraphs Modulo Theories
  ☆13Updated 2 months ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆14Updated 2 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆14Updated last month