gussmith23 / churchroadLinks
FPGA synthesis tool powered by equality saturation and program synthesis.
☆12Updated last month
Alternatives and similar repositories for churchroad
Users that are interested in churchroad are comparing it to the libraries listed below
Sorting:
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- work in progress, playing around with btor2 in rust☆11Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 2 months ago
- BTOR2 MLIR project☆25Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Random Generator of Btor2 Files☆10Updated last year
- FPGA synthesis tool powered by program synthesis☆48Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆12Updated 7 years ago
- ☆19Updated 10 months ago
- Verilog AST☆21Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago
- ☆13Updated 4 years ago
- Tools for manipulating CHC and related files☆14Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Egraphs Modulo Theories☆13Updated 3 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ☆12Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RTLCheck☆22Updated 6 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- ☆10Updated 5 years ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- ☆16Updated 3 years ago