FPGA synthesis tool powered by equality saturation and program synthesis.
☆16Jan 9, 2026Updated 9 months ago
Alternatives and similar repositories for churchroad
Users that are interested in churchroad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Rust interface for cvc5☆17Oct 13, 2026Updated 2 weeks ago
- ☆13Jan 20, 2023Updated 3 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- FPGA synthesis tool powered by program synthesis☆57Dec 15, 2025Updated 10 months ago
- ☆11Feb 14, 2020Updated 6 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆18Mar 11, 2026Updated 7 months ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Sep 30, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Course material for "Automation of Logical Reasoning"☆10May 26, 2025Updated last year
- ☆14May 7, 2026Updated 5 months ago
- ☆17Jul 6, 2026Updated 3 months ago
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- Certify Model Checking Witnesses in AIGER☆14Oct 16, 2026Updated 2 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ILAng documentation☆12Nov 2, 2025Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆33Jun 23, 2025Updated last year
- fast probabilistic symmetry detection on graphs☆22Oct 20, 2026Updated last week
- A different approach to an E-graph library☆28May 30, 2025Updated last year
- ☆50May 18, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- ☆14Aug 31, 2025Updated last year
- static symmetry breaking for SAT☆26May 26, 2026Updated 5 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- egraph <-> json☆18Dec 29, 2025Updated 10 months ago
- A prototype SMT-solver for the theory of bit-vectors and uninterpreted functions.☆10Dec 10, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 7 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆17Mar 26, 2025Updated last year