FPGA synthesis tool powered by equality saturation and program synthesis.
☆15Jan 9, 2026Updated 9 months ago
Alternatives and similar repositories for churchroad
Users that are interested in churchroad are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆18Mar 11, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆15Sep 30, 2026Updated last week
- work in progress, playing around with btor2 in rust☆16Oct 2, 2026Updated last week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- FPGA synthesis tool powered by program synthesis☆56Dec 15, 2025Updated 9 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- static symmetry breaking for SAT☆25May 26, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆50May 18, 2024Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- egraph <-> json☆18Dec 29, 2025Updated 9 months ago
- bddem is a SWI-Prolog pack for using Binary Decision Diagrams☆13Sep 25, 2026Updated 2 weeks ago
- ☆14Aug 31, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- RTLMeter benchmark suite☆34Updated this week
- MLIR+EqSat☆32Jan 10, 2026Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 9 months ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 7 years ago
- sketches for egg: a flexible, high-performance e-graph library☆33Sep 25, 2025Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- ☆16Jul 3, 2023Updated 3 years ago
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- OCaml library to transform an Llvm control flow graph in an SMT formula.☆13Apr 20, 2018Updated 8 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- ASIC Design kit for Skywater 130 for use with mflowgen☆16Mar 12, 2023Updated 3 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- Butler-Portugal algorithm for tensor canonicalization☆18Sep 26, 2026Updated 2 weeks ago
- Schedule for ArtOfSAT☆12Oct 11, 2023Updated 3 years ago