pascalkuthe / OpenVAFLinks
An innovative Verilog-A compiler
☆167Updated last year
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below
Sorting:
- Verilog-A simulation models☆84Updated this week
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- Fabric generator and CAD tools.☆201Updated last week
- Hardware Description Library☆84Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated 2 weeks ago
- Integrated Circuit Layout☆54Updated 8 months ago
- An innovative Verilog-A compiler☆29Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆316Updated 8 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated last week
- OpenVAF revived by community☆16Updated 3 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- ☆43Updated 8 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆40Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated last week
- Converts GDSII files to STL files.☆38Updated last year
- Interchange formats for chip design.☆33Updated 5 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 9 months ago
- Coriolis VLSI EDA Tool (LIP6)☆72Updated 2 weeks ago
- ☆50Updated 8 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- ☆40Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- Course material for a basic hands-on analog circuit design course with IC emphasis☆152Updated this week
- ☆56Updated 3 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆84Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago