Alternatives and similar repositories for OpenVAF

Users that are interested in OpenVAF are comparing it to the libraries listed below

• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 3 months ago
• OpenVAF / OpenVAF-Reloaded
  OpenVAF revived by community
  ☆21Updated 6 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆52Updated 11 months ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 11 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆215Updated last week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆128Updated this week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆308Updated 3 months ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆59Updated this week
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆50Updated 4 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆45Updated 2 weeks ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated last year
• google / bigspicy
  ☆40Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆55Updated 8 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 3 weeks ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆133Updated this week
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆178Updated last week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆276Updated this week
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆331Updated 2 months ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler - reloaded
  ☆37Updated 2 weeks ago
• efabless / mpw_precheck
  ☆45Updated 11 months ago
• efabless / caravel_user_project_analog
  ☆51Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆77Updated last week
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆42Updated 2 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆55Updated 2 years ago
• VolkerMuehlhaus / openems_ihp_sg13g2
  Development repository for openEMS workflow for IHP SG13G2
  ☆58Updated this week
• google / sky90fd-pdk
  ☆122Updated 2 years ago
• sscs-ose / sscs-ose-code-a-chip.github.io
  IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
  ☆202Updated 3 weeks ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆180Updated 2 months ago