An innovative Verilog-A compiler
☆182Aug 20, 2024Updated last year
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below
Sorting:
- Verilog-A simulation models☆93Feb 24, 2026Updated 3 weeks ago
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 3 weeks ago
- OpenVAF revived by community☆23Jul 21, 2025Updated 7 months ago
- ☆26Dec 4, 2025Updated 3 months ago
- The Xyce™ Parallel Electronic Simulator☆117Feb 23, 2026Updated 3 weeks ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- gnucap mirror (read only)☆31Mar 11, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆688Mar 12, 2026Updated last week
- ☆39Apr 10, 2023Updated 2 years ago
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 6 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 6 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- ☆20Apr 19, 2024Updated last year
- PLL Designs on Skywater 130nm MPW☆24Dec 3, 2023Updated 2 years ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 3 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆448Mar 12, 2026Updated last week
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆41Mar 11, 2026Updated last week
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 3 weeks ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Files for Advanced Integrated Circuits☆38Mar 1, 2026Updated 2 weeks ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ☆122Feb 17, 2026Updated last month
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆260Aug 21, 2025Updated 6 months ago
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆800Updated this week
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Mar 11, 2026Updated last week
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 4 months ago
- TCAD Semiconductor Device Simulator☆254Jan 17, 2026Updated 2 months ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago