Alternatives and similar repositories for OpenVAF:

Users that are interested in OpenVAF are comparing it to the libraries listed below

• dwarning / VA-Models
  Verilog-A simulation models
  ☆68Updated 3 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆115Updated last week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated last week
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆46Updated 2 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆270Updated last week
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆42Updated 9 months ago
• efabless / caravel_user_project_analog
  ☆45Updated 2 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated this week
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆104Updated this week
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆62Updated 2 weeks ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆60Updated 3 weeks ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆47Updated 7 months ago
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆279Updated last month
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆100Updated 2 months ago
• efabless / mpw_precheck
  ☆38Updated last month
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 3 weeks ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆110Updated 3 years ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆27Updated this week
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 9 months ago
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆314Updated last week
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆19Updated last week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆373Updated this week
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last week
• efabless / chipignite-resources
  ☆79Updated 2 years ago
• google / sky90fd-pdk
  ☆110Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆60Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆170Updated this week
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago