Alternatives and similar repositories for OpenVAF

Users that are interested in OpenVAF are comparing it to the libraries listed below

• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 2 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated 3 weeks ago
• OpenVAF / OpenVAF-Reloaded
  OpenVAF revived by community
  ☆21Updated 6 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆51Updated 11 months ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler - reloaded
  ☆37Updated this week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆76Updated 2 weeks ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 9 months ago
• efabless / mpw_precheck
  ☆44Updated 10 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆127Updated this week
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆44Updated last month
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆130Updated this week
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆58Updated 3 weeks ago
• google / bigspicy
  ☆40Updated 2 years ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 10 months ago
• chipfoundry / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆328Updated last month
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆42Updated 2 years ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆303Updated 2 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 2 weeks ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆250Updated last week
• mineda-support / ICPS2023_5
  ☆59Updated 6 months ago
• efabless / caravel_user_project_analog
  ☆51Updated 11 months ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆118Updated 4 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆223Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆55Updated 8 years ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated 4 months ago
• VolkerMuehlhaus / openems_ihp_sg13g2
  Development repository for openEMS workflow for IHP SG13G2
  ☆57Updated 2 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆71Updated 9 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 months ago
• wrcad / xictools
  XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
  ☆179Updated 2 months ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆177Updated this week