Alternatives and similar repositories for OpenVAF

Users that are interested in OpenVAF are comparing it to the libraries listed below

• dwarning / VA-Models
  Verilog-A simulation models
  ☆74Updated last week
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 5 months ago
• efabless / caravel_user_project_analog
  ☆48Updated 5 months ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆120Updated last month
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆81Updated 3 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆111Updated this week
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆27Updated last month
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆35Updated last week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated this week
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆45Updated last week
• efabless / mpw_precheck
  ☆42Updated 4 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆283Updated 2 weeks ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 5 months ago
• google / sky90fd-pdk
  ☆112Updated 2 years ago
• google / bigspicy
  ☆41Updated 2 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last month
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆301Updated 4 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆79Updated 6 months ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆393Updated last week
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 4 months ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• mabrains / caravel_analog_rf
  Analog and RF blocks on Skywaters 130nm
  ☆11Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆66Updated 3 weeks ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆114Updated 3 years ago
• efabless / chipignite-resources
  ☆80Updated 2 years ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆128Updated 2 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 3 months ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆100Updated 2 years ago