pascalkuthe / OpenVAFLinks
An innovative Verilog-A compiler
☆166Updated last year
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below
Sorting:
- Verilog-A simulation models☆82Updated 2 months ago
- OpenVAF revived by community☆16Updated 2 months ago
- Fabric generator and CAD tools.☆197Updated this week
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- Hardware Description Library☆84Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated this week
- An innovative Verilog-A compiler☆29Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 8 months ago
- Integrated Circuit Layout☆54Updated 7 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated last month
- ☆43Updated 7 months ago
- Coriolis VLSI EDA Tool (LIP6)☆72Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆118Updated 2 weeks ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- ☆117Updated 2 years ago
- Skill language interpreter☆68Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- ☆50Updated 8 months ago
- ASIC implementation flow infrastructure☆125Updated last week
- ☆41Updated 2 years ago
- An automatic clock gating utility☆50Updated 5 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Interchange formats for chip design.☆33Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- ☆84Updated 2 years ago