An innovative Verilog-A compiler
☆181Aug 20, 2024Updated last year
Alternatives and similar repositories for OpenVAF
Users that are interested in OpenVAF are comparing it to the libraries listed below
Sorting:
- Verilog-A simulation models☆93Oct 29, 2025Updated 3 months ago
- An innovative Verilog-A compiler - reloaded☆38Updated this week
- ☆26Dec 4, 2025Updated 2 months ago
- ADMS is a code generator for some of Verilog-A☆103Nov 28, 2022Updated 3 years ago
- The Xyce™ Parallel Electronic Simulator☆113Feb 16, 2026Updated last week
- OpenVAF revived by community☆22Jul 21, 2025Updated 7 months ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆677Feb 17, 2026Updated last week
- ☆39Apr 10, 2023Updated 2 years ago
- gnucap mirror (read only)☆31Feb 7, 2026Updated 2 weeks ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated last week
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 2 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆23Dec 3, 2023Updated 2 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 3, 2026Updated 3 weeks ago
- ☆20Apr 19, 2024Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 7 months ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 5 months ago
- ☆21Feb 20, 2026Updated last week
- repository for a bandgap voltage reference in SKY130 technology☆42Jan 20, 2023Updated 3 years ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 3 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Parasitic Extraction for KLayout☆39Feb 20, 2026Updated last week
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 weeks ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated 11 months ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- ADC Performance Survey (ISSCC & VLSI Circuit Symposium)☆254Aug 21, 2025Updated 6 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆30Jul 30, 2022Updated 3 years ago