akashlevy / NEM-Relay-CAD
Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more
☆20Updated 9 months ago
Alternatives and similar repositories for NEM-Relay-CAD:
Users that are interested in NEM-Relay-CAD are comparing it to the libraries listed below
- ☆22Updated 4 years ago
- Easy access to OpenSource TCAD Tools☆37Updated 2 years ago
- skywater 130nm pdk☆27Updated last week
- The Berkeley Model and Algorithm Prototyping Platform☆17Updated 3 months ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- Python library for KLayout (https://www.klayout.de/)☆24Updated 4 years ago
- Python package for IBIS-AMI model development and testing☆28Updated last week
- Zero PDK: python-based support for open source PDKs☆26Updated 2 years ago
- UBC Siepic Ebeam PDK from edx course☆27Updated last week
- ☆39Updated last year
- Open Analog Design Environment☆23Updated last year
- Skywater 130nm Klayout Device Generators PDK☆30Updated 8 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆16Updated this week
- A C++ VLSI circuit schematic and layout database library☆14Updated 8 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Converts GDSII files to STL files.☆37Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆12Updated 5 years ago
- Converts GDSII files to STL files.☆42Updated 4 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆16Updated 14 years ago
- Interchange formats for chip design.☆29Updated this week
- A python framework for EDA applications.☆34Updated 14 years ago
- BAG framework☆40Updated 8 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Automatic generation of real number models from analog circuits☆39Updated 11 months ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆21Updated 8 months ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 9 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Parsing and generating popular formats of circuit netlist☆32Updated 2 years ago