akashlevy / NEM-Relay-CADLinks
Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more
☆20Updated 11 months ago
Alternatives and similar repositories for NEM-Relay-CAD
Users that are interested in NEM-Relay-CAD are comparing it to the libraries listed below
Sorting:
- Python library for KLayout (https://www.klayout.de/)☆24Updated 5 years ago
- Easy access to OpenSource TCAD Tools☆38Updated 2 years ago
- UBC Siepic Ebeam PDK from edx course☆28Updated last month
- skywater 130nm pdk☆28Updated 3 weeks ago
- The Berkeley Photonics Generator (BPG) is a Python framework that enables the generation and simulation of photonics layout☆36Updated 9 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆19Updated 5 months ago
- Verilog-A implementation of MOSFET model BSIM4.8☆13Updated 5 years ago
- Parasitic Extraction for KLayout☆20Updated this week
- Zero PDK: python-based support for open source PDKs☆26Updated 2 years ago
- Automatic generation of real number models from analog circuits☆40Updated last year
- Python package for IBIS-AMI model development and testing☆29Updated 3 weeks ago
- ☆41Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆33Updated 2 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆20Updated 6 years ago
- ☆12Updated 2 years ago
- IPKISS is a parametric design framework focused (but not limited) to Photonic circuit design, originally constructed at Ghent University …☆28Updated 3 years ago
- KLayout Web Viewer☆30Updated 3 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆22Updated 6 years ago
- Converts GDSII files to STL files.☆45Updated 5 years ago
- ☆22Updated 4 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated 11 months ago
- ☆14Updated 10 months ago
- Automated Large-Scale PIC Routing (accepted at ISPD 2025)☆24Updated 2 months ago
- Interchange formats for chip design.☆31Updated 3 weeks ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆23Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A python framework for EDA applications.☆34Updated 14 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆11Updated 3 years ago
- Open Analog Design Environment☆24Updated 2 years ago