yuchsiao / capletLinks
GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
☆22Updated last year
Alternatives and similar repositories for caplet
Users that are interested in caplet are comparing it to the libraries listed below
Sorting:
- Intel's Analog Detailed Router☆39Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Parasitic Extraction for KLayout☆24Updated last week
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆33Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆14Updated 3 months ago
- Interchange formats for chip design.☆31Updated 2 months ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- A C++ VLSI circuit schematic and layout database library☆14Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆38Updated last year
- KLayout technology files for Skywater SKY130☆40Updated last year
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- LAYout with Gridded Objects v2☆57Updated 3 weeks ago
- skywater 130nm pdk☆28Updated 2 weeks ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last week
- Open source process design kit for 28nm open process☆59Updated last year
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- LAYout with Gridded Objects☆29Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆65Updated 3 months ago
- Reinforcement learning assisted analog layout design flow.☆25Updated 11 months ago
- ☆44Updated last year
- Verilog-A simulation models☆74Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Hardware Description Library☆81Updated 3 months ago
- Files for Advanced Integrated Circuits☆29Updated last month