Alternatives and similar repositories for Layout21:

Users that are interested in Layout21 are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆29Updated 3 weeks ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆34Updated 2 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆29Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated 2 weeks ago
• google / bigspicy
  ☆41Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆13Updated last week
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆27Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆69Updated 3 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 7 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆148Updated 8 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆56Updated last week
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• Vlsir / Hdl21Schematics
  Hdl21 Schematics
  ☆14Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆49Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated last month
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last week
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last week
• efabless / caravel_user_project_analog
  ☆45Updated 2 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆100Updated 2 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆47Updated 3 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆53Updated last year
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆19Updated last year
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆63Updated last week
• bogdanvuk / sydpy
  System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…
  ☆12Updated 8 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆54Updated 4 years ago