Integrated Circuit Layout
☆57Feb 25, 2025Updated last year
Alternatives and similar repositories for Layout21
Users that are interested in Layout21 are comparing it to the libraries listed below
Sorting:
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Hardware Description Library☆87Feb 17, 2026Updated 2 weeks ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 2 months ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- ☆39Apr 10, 2023Updated 2 years ago
- Conda + KLayout☆11Aug 21, 2022Updated 3 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 24, 2026Updated last week
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.☆456Feb 21, 2026Updated last week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- UBC Siepic Ebeam PDK from edx course☆33Feb 24, 2026Updated last week
- My personal KLayout wrappers and utility functions☆13Oct 25, 2022Updated 3 years ago
- This library is a low level parser for the OpenAccess file format.☆15Jun 24, 2017Updated 8 years ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- Rust crate to perform boolean operations on polygons.☆36Feb 8, 2025Updated last year
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 3 months ago
- S + Autograd + XLA :: S-parameter based frequency domain circuit simulations and optimizations using JAX.☆109Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- Parsing and generating popular formats of circuit netlist☆40Dec 10, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- BAG framework☆42Jul 24, 2024Updated last year
- ☆339Jan 13, 2026Updated last month
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Dec 18, 2024Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated last month
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆181Nov 17, 2025Updated 3 months ago