Alternatives and similar repositories for Layout21

Users that are interested in Layout21 are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated this week
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆88Updated 9 months ago
• google / bigspicy
  ☆40Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 11 months ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆176Updated last year
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆39Updated 3 years ago
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆22Updated 2 weeks ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆43Updated 3 weeks ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆104Updated 2 weeks ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆40Updated last week
• idea-fasoc / fasoc
  ☆57Updated 2 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆58Updated 2 weeks ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆49Updated last year
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆51Updated 11 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆56Updated 4 months ago
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆22Updated last year
• MatBucher / ekv3model
  ☆19Updated last year
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆59Updated 5 years ago
• mbalestrini / tinytapeout_gds_viewer
  ☆17Updated 4 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last month
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆127Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆55Updated 2 years ago
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆37Updated 3 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆32Updated 2 weeks ago