Alternatives and similar repositories for Layout21

Users that are interested in Layout21 are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆33Updated 5 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 9 months ago
• google / bigspicy
  ☆40Updated 2 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆166Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆84Updated 6 months ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆36Updated 2 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆102Updated 8 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆36Updated 2 months ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆44Updated this week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆36Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆90Updated last month
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆51Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆57Updated 5 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆72Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 5 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated last year
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆18Updated this week
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆63Updated last month
• rahulk29 / sram22
  A configurable SRAM generator
  ☆56Updated last month
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated 3 weeks ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆49Updated last month
• efabless / mpw_precheck
  ☆43Updated 7 months ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆38Updated last year
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 8 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month