Integrated Circuit Layout
☆58Feb 25, 2025Updated last year
Alternatives and similar repositories for Layout21
Users that are interested in Layout21 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- Conda + KLayout☆11Aug 21, 2022Updated 3 years ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 3 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- skywater 130nm pdk☆44Mar 16, 2026Updated last week
- ☆39Apr 10, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- My personal KLayout wrappers and utility functions☆13Oct 25, 2022Updated 3 years ago
- S + Autograd + XLA :: S-parameter based frequency domain circuit simulations and optimizations using JAX.☆110Updated this week
- UBC Siepic Ebeam PDK from edx course☆33Mar 16, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆36Mar 17, 2026Updated last week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆56Jun 30, 2017Updated 8 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.☆461Mar 13, 2026Updated last week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆76Nov 19, 2025Updated 4 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆90Dec 18, 2024Updated last year
- Parsing and generating popular formats of circuit netlist☆41Dec 10, 2022Updated 3 years ago
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- Silicon Layout Wizard☆196Jan 27, 2026Updated last month
- A modern schematic entry and simulation program☆87Updated this week
- Rust crate to perform boolean operations on polygons.☆36Feb 8, 2025Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- GPU-accelerated electromagnetic FDTD simulations for inverse design / gradient-based optimization (parameter, shape, topology) of nanopho…☆30Updated this week
- BAG framework☆42Jul 24, 2024Updated last year
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆323Oct 22, 2025Updated 5 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 7 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- ☆342Jan 13, 2026Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago