Alternatives and similar repositories for Layout21

Users that are interested in Layout21 are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 3 weeks ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated last month
• google / bigspicy
  ☆41Updated 2 years ago
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆35Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 10 months ago
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆14Updated last week
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆28Updated 2 weeks ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆33Updated 2 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated this week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• Vlsir / Hdl21Schematics
  Hdl21 Schematics
  ☆14Updated last year
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆55Updated 4 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆65Updated 3 weeks ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆49Updated last year
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆30Updated last month
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆56Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 7 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 4 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆48Updated last month
• dwarning / VA-Models
  Verilog-A simulation models
  ☆72Updated this week
• rahulk29 / sram22
  A configurable SRAM generator
  ☆50Updated this week
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆6Updated last week
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆62Updated last year
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆19Updated last year
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆38Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆117Updated 2 weeks ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆49Updated 3 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• mbalestrini / tinytapeout_gds_viewer
  ☆15Updated 2 months ago