Alternatives and similar repositories for Layout21

Users that are interested in Layout21 are comparing it to the libraries listed below

• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆31Updated 3 months ago
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆82Updated 4 months ago
• google / bigspicy
  ☆41Updated 2 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆164Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆32Updated last week
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 8 months ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆35Updated 2 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated 11 months ago
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆36Updated last month
• Xyce / XDM
  This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.
  ☆20Updated last year
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆18Updated this week
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 7 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆43Updated last week
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆51Updated 2 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆57Updated 5 years ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆78Updated 3 weeks ago
• mbalestrini / tinytapeout_gds_viewer
  ☆17Updated last week
• Vlsir / Hdl21Schematics
  Hdl21 Schematics
  ☆14Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆53Updated last week
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆50Updated 6 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• idea-fasoc / fasoc
  ☆55Updated last year
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• jonpry / Pill
  Skill language interpreter
  ☆68Updated 5 years ago
• EDDRSoftware / oaFileParser
  This library is a low level parser for the OpenAccess file format.
  ☆15Updated 8 years ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆63Updated last week
• efabless / caravel_user_project_analog
  ☆49Updated 6 months ago