Alternatives and similar repositories for GuidedSampler:

Users that are interested in GuidedSampler are comparing it to the libraries listed below

• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆18Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆26Updated 6 months ago
• iscas-tis / CHA
  ☆16Updated 6 months ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated this week
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆22Updated 4 years ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆26Updated this week
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆31Updated 3 years ago
• yaohsiaopid / rtl2uspec
  ☆10Updated 10 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 7 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆100Updated 2 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆17Updated 6 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆16Updated 3 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆11Updated 5 years ago
• amahzoon / genmul
  ☆14Updated 4 years ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• jianyicheng / iiProver
  An LLVM pass to prove that an II works for the given loop for Vitis HLS
  ☆11Updated 3 years ago
• efeslab / hardware-bugbase
  ☆17Updated 7 months ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆27Updated this week
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆26Updated 4 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆20Updated this week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆63Updated this week