GuidedSampler: Coverage-guided Sampling of SMT Solutions
☆15Jul 9, 2025Updated 7 months ago
Alternatives and similar repositories for GuidedSampler
Users that are interested in GuidedSampler are comparing it to the libraries listed below
Sorting:
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- Efficient Sampling of SAT Solutions for Testing☆35Sep 20, 2019Updated 6 years ago
- ☆10Aug 22, 2023Updated 2 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Feb 23, 2026Updated last week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆16Jan 5, 2022Updated 4 years ago
- ☆28Mar 31, 2025Updated 11 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Parallel String Graph Construction, Transitive Reduction, and Contig Generation for De Novo Genome Assembly☆16Jun 11, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆19Jul 12, 2024Updated last year
- Code for enumeration from a CFG☆20Sep 25, 2023Updated 2 years ago
- ☆22Dec 2, 2022Updated 3 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- State-of-the-art in reversible logic synthesis☆24Jul 16, 2016Updated 9 years ago
- ☆23Oct 8, 2025Updated 4 months ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- UniGen approximately uniform sampler☆35Jul 24, 2025Updated 7 months ago
- design and verification of asynchronous circuits☆43Updated this week
- ☆32Sep 29, 2025Updated 5 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week