RafaelTupynamba / GuidedSampler
GuidedSampler: Coverage-guided Sampling of SMT Solutions
☆12Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for GuidedSampler
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆14Updated this week
- ☆10Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 3 months ago
- ☆16Updated 2 years ago
- ☆11Updated 3 years ago
- ☆12Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆12Updated last year
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- RTLCheck☆17Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- ☆11Updated 3 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ☆11Updated 4 months ago
- BTOR2 MLIR project☆16Updated 9 months ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- ☆12Updated last year
- Code repository for Coppelia tool☆20Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- ☆11Updated 4 years ago
- A Hardware Pipeline Description Language☆39Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆60Updated this week
- rfuzz: coverage-directed fuzzing for RTL research platform☆97Updated 2 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- ☆77Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- ☆20Updated last year
- ☆9Updated 8 years ago
- ☆11Updated 2 years ago