RafaelTupynamba / GuidedSampler
GuidedSampler: Coverage-guided Sampling of SMT Solutions
☆11Updated 5 years ago
Alternatives and similar repositories for GuidedSampler:
Users that are interested in GuidedSampler are comparing it to the libraries listed below
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- ☆11Updated last year
- Random Generator of Btor2 Files☆9Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated last year
- Hardware Model Checker☆36Updated this week
- Python version of tools to work with AIG formatted files☆10Updated 9 months ago
- ☆17Updated 7 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆13Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- ☆11Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- RTLCheck☆19Updated 6 years ago
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- ☆12Updated 2 years ago
- ☆11Updated 8 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆23Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆27Updated last month
- ☆17Updated 8 months ago
- A Formal Verification Framework for Chisel☆18Updated 10 months ago
- BTOR2 MLIR project☆23Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆15Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month