TUE-EE-ES / HalideAutoGPU

Related projects: ⓘ

• 4vtomat / HTM
  a Halide language To MLIR compiler.
  ☆25Updated 3 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆27Updated last year
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 10 years ago
• harvard-edge / Gables
  ☆13Updated 4 years ago
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆33Updated 2 years ago
• PolyArch / stream-dataflow
  Public Release of Stream-Dataflow
  ☆13Updated 5 years ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆76Updated 3 years ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆13Updated 4 years ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 3 weeks ago
• microideax / T-DLA
  ☆15Updated 4 years ago
• NVlabs / iccad2020-GPUgatesim
  ☆12Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆22Updated 4 months ago
• Fibertree-Project / fibertree
  Fibertree emulator
  ☆11Updated last month
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆38Updated 3 months ago
• hkust-adsl / gass
  ☆32Updated 2 years ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆55Updated last month
• GPUPeople / GPUMemManSurvey
  Evaluating different memory managers for dynamic GPU memory
  ☆23Updated 3 years ago
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆13Updated last year
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆76Updated 6 years ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆27Updated 2 years ago
• he-actlab / polymath
  ☆17Updated last year
• hclhkbu / gcoospdm
  Sparse-dense matrix-matrix multiplication on GPUs
  ☆14Updated 5 years ago
• NVlabs / ptxmemorymodel
  ☆44Updated 5 years ago
• gthparch / NVPTX-SPIRV-Translator
  ☆16Updated 2 years ago
• HEAP-Lab-VT / ASIC-DEFLATE-for-memory
  hardware (ASIC) DEFLATE designed for low-latency page-granularity memory compression and implemented in Chisel
  ☆10Updated 8 months ago
• SwarmArch / T4
  Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"
  ☆27Updated 2 years ago
• ISU-RCL / cvBench
  Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA
  ☆14Updated 5 years ago